TMPR4937 datasheet(175/552 Pages) TOSHIBA

175 / 552 page

Chapter 8 DMA Controller

8-19

Figure 8.3.5 DMA Command Descriptor Chain

The sequence of Chain DMA transfer is as follows below.

Select DMA request signal

When performing external I/O or internal I/O DMA, set the DMA Request Select field

(PCFG.DMASEL) of the Pin Configuration Register.

Set the Master Enable bit

Set the Master Enable bit (DMMCR.MSTEN) of the DMA Master Control Register.

Structure of the DMA command Descriptor chain

Construct the DMA Command Descriptor Chain in memory.

Set the Count Register

Set “0” to the DMA Count Register (DMCNTRn) .

Sets the DMA Source Address Increment Register (DMSAIRn) and DMA destination Address

Increment Register (MMDAIRn).

Clear the DMA Channel Status Register (DMCSRn)

Clear the status of the previous DMA transfer.

Set the DMA Channel Control Register (DMCCRn).

“A”

+08

+10

+18

+20

+28

+30

+38

“B”

+08

+10

+18

+20

+28

+30

+38

“C”

+08

+10

+18

+20

+28

+30

+38

“D”

+08

+10

+18

+20

+28

+30

+38

“E”

+08

+10

+18

+20

+28

+30

+38

TMPR4937 데이터시트(PDF) 175 Page - Toshiba Semiconductor

TMPR4937 데이터시트(HTML) 175 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL