| 전자부품 데이터시트 검색엔진 |
|
TMPR4937 데이터시트(PDF) 263 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4937 데이터시트(HTML) 263 Page - Toshiba Semiconductor |
|
263 / 552 page ![]() Chapter 10 PCI Controller 10-5 Registers in the PCI Controller Control Register that include an offset address in the range from 0xD000 to 0xD07F can only be accessed when in the Host mode and cannot be accessed when in the Satellite mode. These registers correspond to PCI Configuration Space Registers that an external PCI Host device accesses when in the Satellite mode. Section “10.4 PCI Controller Control Register” explains each register in detail. Figure 10.3.1 illustrates the register map when in the Host mode. Figure 10.3.2 illustrates the register map when in the Satellite mode. Figure 10.3.1 Register Map in the Host Mode Figure 10.3.2 Register Map in the Satellite Mode PCI Controller Control Register PCI Configuration Space Register Reserved G-Bus Address Space PCI Bus Configuration Space 0xDFFF 0xD270 0xD000 0x00 0x80 0xFF Reserved 0xD080 PCI Controller Control Register Reserved Reserved G-Bus Address Space PCI Bus Configuration Space 0xDFFF 0xD270 0xD000 0x00 0x80 0xFF |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |