전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AX3704 데이터시트(PDF) 13 Page - AXElite technology co. ltd

부품명 AX3704
상세설명  5V Input 4A 1.5MHz Synchronous Step-Down DC/DC Converter
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AXELITE [AXElite technology co. ltd]
홈페이지  http://www.axelite.com.tw/
Logo AXELITE - AXElite technology co. ltd

AX3704 데이터시트(HTML) 13 Page - AXElite technology co. ltd

Back Button AX3704 Datasheet HTML 8Page - AXElite technology co. ltd AX3704 Datasheet HTML 9Page - AXElite technology co. ltd AX3704 Datasheet HTML 10Page - AXElite technology co. ltd AX3704 Datasheet HTML 11Page - AXElite technology co. ltd AX3704 Datasheet HTML 12Page - AXElite technology co. ltd AX3704 Datasheet HTML 13Page - AXElite technology co. ltd AX3704 Datasheet HTML 14Page - AXElite technology co. ltd AX3704 Datasheet HTML 15Page - AXElite technology co. ltd AX3704 Datasheet HTML 16Page - AXElite technology co. ltd  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
13/16
Axelite Confidential Materials, do not copy or distribute without written consent.
Rev.1.1 Nov.01, 2019
AX3704
Output Capacitor Selection
An output capacitor is required to obtain a stable output voltage. To minimize the output voltage
ripple, ceramic capacitors should be used, and the ripple voltage can be estimated as:
If electrolytic or tantalum capacitors are used, the ESR will dominate the output voltage ripple:
PCB Layout Recommendation
The physical design of the PCB is the final stage in the design of power converter. If designed
improperly, the PCB could radiate excessive EMI and contribute instability to the power converter.
Therefore, following the PCB layout guidelines below can ensure better performance of AX3704.
(1). The loop (Vin-SW-L-Cout-GND) indicates a high current path. The traces within the loop
should be kept as wide and short as possible to reduce parasitic inductance and
high-frequency loop area. It is also good for efficiency improvement.
(2). Input capacitor as close as possible to the IC Pins (Vin and GND) and the input loop area
should be as small as possible to reduce parasitic inductance, input voltage spike and noise
emission.
(3). Feedback components (R1, R2 and CFF) should be routed as far away from the inductor and
the SW Pin as possible to minimize noise and EMI issue.
DFN3x3-10L
Top Layer
Bottom Layer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com