TMP88CS38BFG datasheet(91/218 Pages) TOSHIBA

91 / 218 page

TMP88CS38B/CM38B/CP38B

2007-09-12

88CS38B-91

(1) Acknowledgement mode specification

a. Acknowledgement mode (ACK

= “1”)

To set the device as an acknowledgement mode, the ACK (bit4 in SBICRA)

should be set to “1”. When a serial bus interface circuit is a master mode, an

additional clock pulse is generated for an acknowledge signal. In a slave mode, a

clock is counted for the acknowledge signal.

In the master transmitter mode, the SDA pin is released in order to receive an

acknowledge signal from the receiver during additional clock pulse cycle. In the

master receiver mode, the SDA pin is set to low level generation an acknowledge

signal during additional clock pulse cycle.

In a slave mode, when a received slave address matches to a slave address

which is set to the I2CAR or when a “GENERAL CALL” is received, the SDA pin is

set to low level generating an acknowledge signal. After the matching of slave

address or the detection of “GENERAL CALL”, in the transmitter the SDA pin is

released in order to receive an acknowledge signal from the receiver during

additional clock pulse cycle. In a receiver, the SDA pin is set to low level

generation an acknowledge signal during additional clock pulse cycle after the

matching of slave address or the detection of “GENERAL CALL”.

The Table 2.9.1 shows the SCL and SDA pins status in acknowledgement mode.

Table 2.9.1 SCL and SDA Pins Status in Acknowledgement Mode

Mode

Transmitter

Receiver

SCL

An additional clock pulse is generated.

Master

SDA

Released in order to receive

and acknowledge signal.

Set to low level generating an

acknowledge signal.

SCL

A clock is counted for the acknowledge signal.

When slave address

matches or a general

call is detected

−

Set to low level generating an

acknowledge signal.

Slave

SDA

After matching of slave

address or general call

Released in order to receive

an acknowledge signal.

Set to low level generating an

acknowledge signal.

b. Non-acknowledgement mode (ACK

= “0”)

To set the device as a non-acknowledgement mode, the ACK should be cleared to

“0”. In the master mode, a clock pulse for an acknowledge signal is not generated.

In the slave mode, a clock for a acknowledge signal is not counted.

(2) Number of transfer bits

The BC (bits 7 to 5 in SBICRA) is used to select a number of bits for next

transmitting and receiving data.

Since the BC is cleared to “000” as a start condition, a slave address and direction bit

transmissions are always executed in 8 bits. Other than these, the BC retains a

specified value.

TMP88CS38BFG 데이터시트(PDF) 91 Page - Toshiba Semiconductor

TMP88CS38BFG 데이터시트(HTML) 91 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL