TMP86CS64AFG datasheet(171/202 Pages) TOSHIBA

171 / 202 page

Page 161

TMP86CS64AFG

Figure 16-4 External clock pulse width

16.3.2 Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

16.3.2.1 Leading edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the SCK2 pin input/

output).

16.3.2.2 Trailing edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the SCK2 pin input/out-

put).

Figure 16-5 Shift edge

16.4 Number of bits to transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of

the transmit/receive data buffer register are used. The upper 4 bits are cleared to “0” when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

16.5 Number of words to transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be trans-

ferred continuously. The number of words to be transferred can be selected by SIO2CR2<BUF>.

tSCKL tSCKH

tcyc = 4/fc (In the NORMAL1/2, IDLE1/2 modes)

4/fs (In the SLOW1/2, SLEEP1/2 modes)

tSCKL, tSCKH > 4tcyc

SCK2

pin (Output)

Bit 1

Bit 2

Bit 3

*321

3210

**32

***3

Bit 0

Shift register

Bit 1

Bit 0

Bit 2

Bit 3

0***

****

210*

10**

3210

(a) Leading edge

(b) Trailing edge

*; Don’t care

SO2 pin

SI2 pin

SCK2 pin

TMP86CS64AFG 데이터시트(PDF) 171 Page - Toshiba Semiconductor

TMP86CS64AFG 데이터시트(HTML) 171 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL