ATSHA204A datasheet(40/93 Pages) MICROCHIP

40 / 93 page

7.4.1

VIH and VIL Specifications

The input voltage thresholds when in sleep or idle mode are dependent on the VCC level as shown in the

graph in VIH and VIL When in Sleep or Idle Mode.

Figure 7-4. VIH and VIL When in Sleep or Idle Mode

0.40

0.60

0.80

1.00

1.20

1.40

1.60

2.0

3.0

4.0

5.0

6.0

VCC

VIH

VIL

VIH, VIL When in Sleep or Idle Mode

When the device is active (for instance, not in sleep or idle mode), the input voltage thresholds are

different, depending on the state of TTLenable (bit 3) within the I2C_Address byte stored in the

Configuration zone of the EEPROM. When a common voltage is used for the ATSHA204A VCC pin and

the input pull-up resistor, then this bit should be set to a one, which permits the input thresholds to track

the supply as shown in Figure 7-5.

If the voltage supplied to the VCC pin of the ATSHA204A is different from the system voltage to which the

input pull-up resistor is connected, then the system designer may chose to set TTLenable to zero. This

enables a fixed input threshold and the input signal must meet the threshold levels as shown in Table 7-6.

Figure 7-5. VIH and VIL When TTLenable = 1 on All I/O Interfaces

VIH, VIL when TTLenable is 1

0.40

0.60

0.80

1.00

1.20

1.40

1.60

1.80

2.00

2.20

2.40

2.60

2.80

3.00

3.20

2.0

3.0

4.0

5.0

6.0

VIH

VIL

VCC

ATSHA204A

Electrical Characteristics

DS40002025A-page 40

ATSHA204A 데이터시트(PDF) 40 Page - Microchip Technology

ATSHA204A 데이터시트(HTML) 40 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

데이터시트 다운로드

링크 URL