| 전자부품 데이터시트 검색엔진 |
|
LR645 데이터시트(PDF) 17 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LR645 데이터시트(HTML) 17 Page - Microchip Technology |
|
17 / 24 page ![]() LR645 DS20005384B-page 17 2015-2023 Microchip Technology Inc. and its subsidiaries Microchip Technology Drawing C04-101-TO Rev D Sheet 2 of 2 3-Lead Plastic Transistor Outline (TO) [TO-92] For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging Note: 2. Dimensioning and tolerancing per ASME Y14.5M 1. Dimensions D and E do not include mold flash or protrusions. Mold flash or BSC: Basic Dimension. Theoretically exact value shown without tolerances. protrusions shall not exceed .005" per side. Notes: .022 .014 b Lead Width .021 .014 c Lead Thickness .105 .080 R Molded Package Radius .210 .170 A Overall Length .205 .175 E Overall Width .165 .125 D Bottom to Package Flat .050 BSC e Pitch 3 N Number of Pins MAX MIN Dimension Limits INCHES Units Tip to Seating Plane L .500 - NOM - - - - - - - |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |