전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TC9WMB2AFK 데이터시트(PDF) 8 Page - Toshiba Semiconductor

부품명 TC9WMB2AFK
상세설명  CMOS Digital Integrated Circuits Silicon Monolithic
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TC9WMB2AFK 데이터시트(HTML) 8 Page - Toshiba Semiconductor

Back Button TC9WMB2AFK Datasheet HTML 4Page - Toshiba Semiconductor TC9WMB2AFK Datasheet HTML 5Page - Toshiba Semiconductor TC9WMB2AFK Datasheet HTML 6Page - Toshiba Semiconductor TC9WMB2AFK Datasheet HTML 7Page - Toshiba Semiconductor TC9WMB2AFK Datasheet HTML 8Page - Toshiba Semiconductor TC9WMB2AFK Datasheet HTML 9Page - Toshiba Semiconductor TC9WMB2AFK Datasheet HTML 10Page - Toshiba Semiconductor TC9WMB2AFK Datasheet HTML 11Page - Toshiba Semiconductor TC9WMB2AFK Datasheet HTML 12Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
TC9WMB1AFK/FU,TC9WMB2AFK/FU
2007-10-19
8
7. Notes on Use
(1)
Powering up the device
This device contains a power-on clear circuit, which initializes the internal circuit of the device
when the power is turned on. After initialization, the address counter returns to the first address 00H
and the SDA pin goes to the high-impedance state (standby state). If initialization fails, the device
may malfunction. When powering up the device, observe the following precautions to assure that the
clear circuit will operate normally:
(a) Pull SCL and SDA “high”.
(b) The power rising time (tR) must be 10 ms or less.
(c) After turning off the power, wait at least 100 ms (tOFF) before attempting to power up the
device again.
(d) The supply voltage must rise from ∼− 0 V.
(e) After turning on the power, wait at least 10 ms before attempting to send an instruction to the
device.
(2)
Pulling up the SDA and SCL pins
The device requires the SDA and SCL pins to be pulled up with an external resistor. The
recommended pull-up resistance range is 1 k
Ω to 10 kΩ.
(3)
Noise elimination time for the SDA and SCL pins
The device contains a low-pass filter for eliminating noise on the SDA and SCL pins. Its guaranteed
value corresponds to the noise suppression time Ti, given in the AC characteristics table.
(4)
Write operation
(a) The address counter is incremented when a write instruction is received successfully. It is
incremented on the falling edge of the SCL pulse where the least significant bit of data is
received.
Figure 10
tOFF
tR
0 V
10 ms
VCC
VCC
∼− 0 V
Increment
D1
D0
Figure 11 Increment Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com