| 전자부품 데이터시트 검색엔진 |
|
MIC4607A-2 데이터시트(PDF) 21 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MIC4607A-2 데이터시트(HTML) 21 Page - Microchip Technology |
|
21 / 41 page ![]() 2024 Microchip Technology Inc. and its subsidiaries DS-20006957A-page 21 MIC4607A 5.7.2 DLY A capacitor connected to the DLY pin determines the amount of time the gate drive outputs are latched off before they can be restarted. During normal operation, the DLY pin is held low by an internal MOSFET. After an overcurrent condition is detected, the MOSFET turns off and the external capacitor is charged up by an internal current source. The outputs remain latched off until the DLY pin voltage reaches the VDLY+ threshold (typically 1.5V). The delay time can be approximately calculated using Equation 5-1. EQUATION 5-1: 5.7.3 FLT/ This open-drain output is pulled low while the gate drive outputs are latched off after an over-current condition. It will de-assert once the DLY pin has reached the VDLY+ threshold and a rising edge occurs on any LI pin (for the MIC4607A-1) or a falling edge on any PWM pin (MIC4607A-2). During normal operation, the internal pull-down MOS- FET is of the pin is high impedance. A pull-up resistor must be connected to this pin. tDLY CDLY VDLY- IDLY ---------------------------------- = |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |