ADIN1111BCPZ-R7 datasheet(106/109 Pages) AD

106 / 109 page

Data Sheet

ADIN1111

REGISTERS

analog.com

Rev. A | 106 of 109

Frame Generator Frame Length Register

Device Address: 0x1F; Register Address: 0x8025, Reset: 0x006B, Name: FG_FRM_LEN

This register specifies the data field frame length in bytes. In addition to the data field, six bytes are added for the source address, six bytes

for the destination address, two bytes for the length field, and four bytes for the frame check sequence (FCS). The total length is the data field

length plus 18.

Table 219. Bit Descriptions for FG_FRM_LEN

Bits

Bit Name

Description

Reset

Access

[15:0]

FG_FRM_LEN

The Data Field Frame Length in Bytes.

0x6B

R/W

Frame Generator Interframe Gap Length Register

Device Address: 0x1F; Register Address: 0x8026, Reset: 0x000C, Name: FG_IFG_LEN

This register specifies the length in bytes of the interframe gap to be inserted between frames by the frame generator.

Table 220. Bit Descriptions for FG_IFG_LEN

Bits

Bit Name

Description

Reset

Access

[15:0]

FG_IFG_LEN

Frame Generator Interframe Gap Length. This register specifies the length in bytes of the interframe gap to

be inserted between frames by the frame generator.

0xC

R/W

Frame Generator Number of Frames High Register

Device Address: 0x1F; Register Address: 0x8027, Reset: 0x0000, Name: FG_NFRM_H

This register is Bits[31:16] of a 32-bit register that specifies the number of frames to be generated each time the frame generator is enabled or

restarted.

Table 221. Bit Descriptions for FG_NFRM_H

Bits

Bit Name

Description

Reset

Access

[15:0]

FG_NFRM_H

Bits[31:16] of the Number of Frames to be Generated.

0x0

R/W

Frame Generator Number of Frames Low Register

Device Address: 0x1F; Register Address: 0x8028, Reset: 0x0100, Name: FG_NFRM_L

This register is Bits[15:0] of a 32-bit register that specifies the number of frames to be generated each time the frame generator is enabled or

restarted.

Table 222. Bit Descriptions for FG_NFRM_L

Bits

Bit Name

Description

Reset

Access

[15:0]

FG_NFRM_L

Bits[15:0] of the Number of Frames to be Generated.

0x100

R/W

Frame Generator Done Register

Device Address: 0x1F; Register Address: 0x8029, Reset: 0x0000, Name: FG_DONE

This register is used to indicate that the frame generator has completed the generation of the number of frames requested in the FG_NFRM_H

and FG_NFRM_L registers.

Table 223. Bit Descriptions for FG_DONE

Bits

Bit Name

Description

Reset

Access

[15:1]

RESERVED

Reserved.

0x0

ADIN1111BCPZ-R7 데이터시트(PDF) 106 Page - Analog Devices

ADIN1111BCPZ-R7 데이터시트(HTML) 106 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL