전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ISL73096RHX/SAMPLE 데이터시트(PDF) 11 Page - Renesas Technology Corp

부품명 ISL73096RHX/SAMPLE
상세설명  Radiation Hardened Ultra High Frequency NPN/PNP Transistor Arrays
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ISL73096RHX/SAMPLE 데이터시트(HTML) 11 Page - Renesas Technology Corp

Back Button ISL73096RHX/SAMPLE Datasheet HTML 3Page - Renesas Technology Corp ISL73096RHX/SAMPLE Datasheet HTML 4Page - Renesas Technology Corp ISL73096RHX/SAMPLE Datasheet HTML 5Page - Renesas Technology Corp ISL73096RHX/SAMPLE Datasheet HTML 6Page - Renesas Technology Corp ISL73096RHX/SAMPLE Datasheet HTML 7Page - Renesas Technology Corp ISL73096RHX/SAMPLE Datasheet HTML 8Page - Renesas Technology Corp ISL73096RHX/SAMPLE Datasheet HTML 9Page - Renesas Technology Corp ISL73096RHX/SAMPLE Datasheet HTML 10Page - Renesas Technology Corp ISL73096RHX/SAMPLE Datasheet HTML 11Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 11 / 11 page
background image
ISL73096RH, ISL73127RH, ISL73128RH, ISL73096EH, ISL73127EH, ISL73128EH
FN6475 Rev 4.00
Page 11 of 11
June 27, 2014
Package Outline Drawing
K16.A
16 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
Rev 2, 1/10
SIDE VIEW
TOP VIEW
SECTION A-A
-D-
-C-
SEATING AND
BASE PLANE
-H-
BASE
LEAD FINISH
METAL
PIN NO. 1
ID AREA
0.022 (0.56)
0.015 (0.38)
0.050 (1.27 BSC)
0.440 (11.18)
0.005 (0.13)
MIN
MAX
0.115 (2.92)
0.045 (1.14)
0.045 (1.14)
0.026 (0.66)
0.285 (7.24)
0.245 (6.22)
0.009 (0.23)
0.004 (0.10)
0.370 (9.40)
0.250 (6.35)
0.03 (0.76) MIN
0.13 (3.30)
MIN
0.006 (0.15)
0.004 (0.10)
0.009 (0.23)
0.004 (0.10)
0.019 (0.48)
0.015 (0.38)
0.0015 (0.04)
MAX
0.022 (0.56)
0.015 (0.38)
0.015 (0.38)
0.008 (0.20)
PIN NO. 1
ID OPTIONAL
1
2
4
6
3
LEAD FINISH
1.
adjacent to pin one and shall be located within the shaded area shown.
The manufacturer’s identification shall not be used as a pin one
identification mark. Alternately, a tab may be used to identify pin one.
2.
of the tab dimension do not apply.
3. The maximum limits of lead dimensions (section A-A) shall be
measured at the centroid of the finished lead surfaces, when solder
dip or tin plate lead finish is applied.
4.
5.
shall be molded to the bottom of the package to cover the leads.
6.
meniscus) of the lead from the body. Dimension minimum shall
be reduced by 0.0015 inch (0.038mm) maximum when solder dip
lead finish is applied.
7.
8.
NOTES:
Dimensioning and tolerancing per ANSI Y14.5M - 1982.
Controlling dimension: INCH.
Index area: A notch or a pin one identification mark shall be located
If a pin one identification mark is used in addition to a tab, the limits
Measure dimension at all four corners.
For bottom-brazed lead packages, no organic or polymeric materials
Dimension shall be measured at the point of exit (beyond the



Html Pages

1 2 3 4 5 6 7 8 9 10 11


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com