전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LSM6DSV80XTR 데이터시트(PDF) 19 Page - STMicroelectronics

부품명 LSM6DSV80XTR
상세설명  6-axis IMU (inertial measurement unit) with high-g accelerometer, embedded AI, and sensor fusion for wearables and sport trackers
PDF  181 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM6DSV80XTR 데이터시트(HTML) 19 Page - STMicroelectronics

Back Button LSM6DSV80XTR Datasheet HTML 15Page - STMicroelectronics LSM6DSV80XTR Datasheet HTML 16Page - STMicroelectronics LSM6DSV80XTR Datasheet HTML 17Page - STMicroelectronics LSM6DSV80XTR Datasheet HTML 18Page - STMicroelectronics LSM6DSV80XTR Datasheet HTML 19Page - STMicroelectronics LSM6DSV80XTR Datasheet HTML 20Page - STMicroelectronics LSM6DSV80XTR Datasheet HTML 21Page - STMicroelectronics LSM6DSV80XTR Datasheet HTML 22Page - STMicroelectronics LSM6DSV80XTR Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 181 page
background image
4.4.2
I²C - inter-IC control interface
Subject to general operating conditions for VDD and Top.
Table 8. I²C target timing values
Symbol
Parameter
I²C fast mode(1)(2)
I²C fast mode plus(1)(2)
Unit
Min
Max
Min
Max
f(SCL)
SCL clock frequency
0
400
0
1000
kHz
tw(SCLL) SCL clock low period
1.3
0.5
µs
tw(SCLH) SCL clock high period
0.6
0.26
tsu(SDA)
SDA setup time
100
50
ns
th(SDA)
SDA data hold time
0
0.9
0
µs
th(ST)
START/REPEATED START condition hold time
0.6
0.26
tsu(SR)
REPEATED START condition setup time
0.6
0.26
tsu(SP)
STOP condition setup time
0.6
0.26
tw(SP:SR) Bus free time between STOP and START condition
1.3
0.5
Data valid time
0.9
0.45
Data valid acknowledge time
0.9
0.45
CB
Capacitive load for each bus line
400
550(3)
pF
1. Data based on standard I²C protocol requirement, not tested in production.
2. Data for I²C fast mode and I²C fast mode plus have been validated by characterization, not tested in production.
3. Maximum capacitive load if VDDIO ≥ 1.62 V. If VDDIO < 1.62 V, the maximum load must be reduced to 400 pF.
Figure 9. I²C target timing diagram
tsu(SP)
tw(SCLL)
tsu(SDA)
tsu(SR)
th(ST)
tw(SCLH)
th(SDA)
tw(SP:SR)
START
REPEATED
START
START
STOP
SDA
SCL
Note:
Measurement points are done at 0.3·VDDIO and 0.7·VDDIO for both ports.
LSM6DSV80X
Module specifications
DS14764 - Rev 1
page 19/181



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com