전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TDA7406 데이터시트(PDF) 24 Page - STMicroelectronics

부품명 TDA7406
상세설명  Car radio signal processor
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA7406 데이터시트(HTML) 24 Page - STMicroelectronics

Back Button TDA7406 Datasheet HTML 20Page - STMicroelectronics TDA7406 Datasheet HTML 21Page - STMicroelectronics TDA7406 Datasheet HTML 22Page - STMicroelectronics TDA7406 Datasheet HTML 23Page - STMicroelectronics TDA7406 Datasheet HTML 24Page - STMicroelectronics TDA7406 Datasheet HTML 25Page - STMicroelectronics TDA7406 Datasheet HTML 26Page - STMicroelectronics TDA7406 Datasheet HTML 27Page - STMicroelectronics TDA7406 Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 64 page
background image
Description of the audioprocessor part
TDA7406
24/64
cutoff frequencies are not equal but shifted by the factor 1.125 to get a flat frequency
response (see Figure 14).
Figure 14.
Subwoofer Application with Lowpass @ 80/120/160Hz and HighPass @
90/135/180Hz
4.8
Spectrum analyzer
A fully integrated seven band spectrum analyzer with programmable quality factor is present
in the IC (Figure 15).
The spectrum analyzer consists of seven band pass filters with a rectifier and sample
capacitor which stores the maximum peak signal level since the last read cycle. This peak
signal level can be read by a microprocessor at the SAout pin. To allow easy interfacing to a
microprocessor analog port, the output voltage at this pin is referred to device ground.
The microprocessor starts a read cycle when there is a clock edge going negative at the
SAclk input. On the following positive clock edges, the peak signal level for the band pass
filters is subsequently switched to SAout. Each analog output data is valid after the time
tSAdel.
A reset of the sample capacitors is induced whenever SAclk remains high for the time tintres.
Note that a proper reset requires the clock signal SAclk to be held at high potential. Figure 15
shows the block diagram and Figure 16 illustrates the read cycle timing of the spectrum
analyzer.
The spectrum analyzer minimum repeat time is 50ms.
4.8.1
Spectrum Analyzer Filters
Each filter is realized as a switched capacitor with a 2nd order frequency response. The
center frequency of the filter stages are: 62,157, 396, 1K, 2.51K, 6.34k and 16kHz. It is
possible to choose between two different filter quality factors: 1.8 and 3.5.
dB
Hz
-50.0
-40.0
-30.0
-20.0
-10.0
0.0
10.0
100.0
1.0K
10.0K



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com