전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADE9178 데이터시트(PDF) 113 Page - Analog Devices

부품명 ADE9178
상세설명  Energy Management DSP with PEN Fault Detection
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADE9178 데이터시트(HTML) 113 Page - Analog Devices

Back Button ADE9178 Datasheet HTML 109Page - Analog Devices ADE9178 Datasheet HTML 110Page - Analog Devices ADE9178 Datasheet HTML 111Page - Analog Devices ADE9178 Datasheet HTML 112Page - Analog Devices ADE9178 Datasheet HTML 113Page - Analog Devices ADE9178 Datasheet HTML 114Page - Analog Devices ADE9178 Datasheet HTML 115Page - Analog Devices ADE9178 Datasheet HTML 116Page - Analog Devices ADE9178 Datasheet HTML 117Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 122 page
background image
Data Sheet
ADE9178
REGISTER DETAILS: ADE9178
analog.com
Rev. A | 113 of 122
Table 34. ADE9178 Register Details (Continued)
Addr
Name
Bits
Bit Name
Settings
Description
Reset
Access
25
VABDIPONE
VP2P Dip Condition Detected.
Set this bit to enable an
interrupt when the VP2P (AV
− BV) voltage is in the dip
condition and is zero when it
is not in a dip condition, as
calculated by RMSONE.
0x0
R/W
24
VSUMSWELLONE
VSUM Swell Condition
Detected. Set this bit to enable
an interrupt when the sum of
voltage channels is in the swell
condition and is zero when it
is not in a swell condition, as
calculated by RMSONE.
0x0
R/W
23
AUX5SWELLONE
Auxiliary 5 Channel Swell
Condition Detected. Set this bit
to enable an interrupt when the
AUX5 channel is in the swell
condition and is zero when it
is not in a swell condition, as
calculated by RMSONE.
0x0
R/W
22
AUX4SWELLONE
Auxiliary 4 Channel Swell
Condition Detected. Set this bit
to enable an interrupt when the
AUX4 channel is in the swell
condition and is zero when it
is not in a swell condition, as
calculated by RMSONE.
0x0
R/W
21
AUX3SWELLONE
Auxiliary 3 Channel Swell
Condition Detected. Set this bit
to enable an interrupt when the
AUX3 channel is in the swell
condition and is zero when it
is not in a swell condition, as
calculated by RMSONE.
0x0
R/W
20
AUX2SWELLONE
Auxiliary 2 Channel Swell
Condition Detected. Set this bit
to enable an interrupt when the
AUX2 channel is in the swell
condition and is zero when it
is not in a swell condition, as
calculated by RMSONE.
0x0
R/W
19
AUX1SWELLONE
Auxiliary 1 Channel Swell
Condition Detected. Set this bit
to enable an interrupt when the
AUX1 channel is in the swell
condition and is zero when it
is not in a swell condition, as
calculated by RMSONE.
0x0
R/W
18
AUX0SWELLONE
Auxiliary 0 Channel Swell
Condition Detected. Set this bit
to enable an interrupt when the
AUX0 channel is in the swell
condition and is zero when it
is not in a swell condition, as
calculated by RMSONE.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com