전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

M25PE16-VMP6P 데이터시트(PDF) 45 Page - STMicroelectronics

부품명 M25PE16-VMP6P
상세설명  16 Mbit, low-voltage, Page-Erasable Serial Flash memory with byte-alterability, 50 MHz SPI bus, standard pinout
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M25PE16-VMP6P 데이터시트(HTML) 45 Page - STMicroelectronics

Back Button M25PE16-VMP6P Datasheet HTML 41Page - STMicroelectronics M25PE16-VMP6P Datasheet HTML 42Page - STMicroelectronics M25PE16-VMP6P Datasheet HTML 43Page - STMicroelectronics M25PE16-VMP6P Datasheet HTML 44Page - STMicroelectronics M25PE16-VMP6P Datasheet HTML 45Page - STMicroelectronics M25PE16-VMP6P Datasheet HTML 46Page - STMicroelectronics M25PE16-VMP6P Datasheet HTML 47Page - STMicroelectronics M25PE16-VMP6P Datasheet HTML 48Page - STMicroelectronics M25PE16-VMP6P Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 56 page
background image
M25PE16
Reset
45/56
8
Reset
Driving Reset (RESET) Low while an internal operation is in progress will affect this
operation (write, program or erase cycle) and data may be lost.
All the Lock bits are reset to 0 after a RESET Low pulse.
Table 12 shows the status of the device after a RESET Low pulse.
9
Initial delivery state
The device is delivered with the memory array erased: all bits are set to 1 (each Byte
contains FFh). All usable Status Register bits are 0.
Table 12.
Device status after a RESET Low pulse
Conditions:
Reset pulse occurred
Lock bits status
Internal logic
status
Addressed data
While decoding an instruction(1): WREN,
WRDI, RDID, RDSR, READ, RDLR,
Fast_Read, WRLR, PW, PP, PE, SE, BE,
SSE, DP, RDP
1.
S remains Low while RESET is Low.
Reset to 0
Same as POR
Not significant
Under completion of an Erase or Program
cycle of a PW, PP, PE, SSE, SE, BE
operation
Reset to 0
Equivalent to
POR
Addressed data
could be modified
Under completion of a WRSR operation
Reset to 0
Equivalent to
POR (after tW)
Write is correctly
completed
Device deselected (S High) and in Standby
mode
Reset to 0
Same as POR
Not significant



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com