| 전자부품 데이터시트 검색엔진 |
|
PCM1796DBR 데이터시트(PDF) 24 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCM1796DBR 데이터시트(HTML) 24 Page - Texas Instruments |
|
24 / 63 page ![]() PCM1796 SLES100A − DECEMBER 2003 − REVISED NOVEMBER 2006 www.ti.com 24 TIMING DIAGRAM SDA SCL t(BUF) t(D-SU) t(D-HD) Start t(LOW) t(S-HD) t(SCL-F) t(SCL-R) t(HI) Repeated Start t(RS-SU) t(RS-HD) t(SDA-F) t(SDA-R) t(P-SU) Stop t(SP) TIMING CHARACTERISTICS PARAMETER CONDITIONS MIN MAX UNIT f(SCL) SCL clock frequency Standard 100 kHz f(SCL) SCL clock frequency Fast 400 kHz t(BUF) Bus free time between stop and start conditions Standard 4.7 µs t(BUF) Bus free time between stop and start conditions Fast 1.3 µs t(LOW) Low period of the SCL clock Standard 4.7 µs t(LOW) Low period of the SCL clock Fast 1.3 µs t(HI) High period of the SCL clock Standard 4 µs t(HI) High period of the SCL clock Fast 600 ns t(RS-SU) Setup time for (repeated) start condition Standard 4.7 µs t(RS-SU) Setup time for (repeated) start condition Fast 600 ns t(S-HD) Hold time for (repeated) start condition Standard 4 µs t(RS-HD) Hold time for (repeated) start condition Fast 600 ns t(D-SU) Data setup time Standard 250 ns t(D-SU) Data setup time Fast 100 ns t(D-HD) Data hold time Standard 0 900 ns t(D-HD) Data hold time Fast 0 900 ns t(SCL-R) Rise time of SCL signal Standard 20 + 0.1 CB 1000 ns t(SCL-R) Rise time of SCL signal Fast 20 + 0.1 CB 300 ns t(SCL-R1) Rise time of SCL signal after a repeated start condition and after an Standard 20 + 0.1 CB 1000 ns t(SCL-R1) Rise time of SCL signal after a repeated start condition and after an acknowledge bit Fast 20 + 0.1 CB 300 ns t(SCL-F) Fall time of SCL signal Standard 20 + 0.1 CB 1000 ns t(SCL-F) Fall time of SCL signal Fast 20 + 0.1 CB 300 ns t(SDA-R) Rise time of SDA signal Standard 20 + 0.1 CB 1000 ns t(SDA-R) Rise time of SDA signal Fast 20 + 0.1 CB 300 ns t(SDA-F) Fall time of SDA signal Standard 20 + 0.1 CB 1000 ns t(SDA-F) Fall time of SDA signal Fast 20 + 0.1 CB 300 ns t(P-SU) Setup time for stop condition Standard 4 µs t(P-SU) Setup time for stop condition Fast 600 ns C(B) Capacitive load for SDA and SCL line 400 pF t(SP) Pulse duration of suppressed spike Fast 50 ns VNH Noise margin at high level for each connected device (including hysteresis) 0.2 VDD V Figure 34. Timing Definition on the I2C Bus |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |