전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32H523CCI7 데이터시트(PDF) 49 Page - STMicroelectronics

부품명 STM32H523CCI7
상세설명  Arm Cortex -M33 32-bit MCUTrustZone FPU, 375 DMIPS Arm Cortex -M33 32-bit MCUTrustZone FPU, 375 DMIPS
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H523CCI7 데이터시트(HTML) 49 Page - STMicroelectronics

Back Button STM32H523CCI7 Datasheet HTML 45Page - STMicroelectronics STM32H523CCI7 Datasheet HTML 46Page - STMicroelectronics STM32H523CCI7 Datasheet HTML 47Page - STMicroelectronics STM32H523CCI7 Datasheet HTML 48Page - STMicroelectronics STM32H523CCI7 Datasheet HTML 49Page - STMicroelectronics STM32H523CCI7 Datasheet HTML 50Page - STMicroelectronics STM32H523CCI7 Datasheet HTML 51Page - STMicroelectronics STM32H523CCI7 Datasheet HTML 52Page - STMicroelectronics STM32H523CCI7 Datasheet HTML 53Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 228 page
background image
DS14540 Rev 1
49/228
STM32H523xx
Functional overview
57
3.34
Improved inter-integrated circuit (I3C)
The I3C interface handles communication between the MCU and others, like sensors and
host processor(s), all connected on an I3C bus.
The peripheral implements the required features of the MIPI I3C specification v1.1. It can
control I3C bus-specific sequencing, protocol, arbitration and timing, and can act as
controller (formerly known as master) or as target (formerly known as slave). When acting
as controller the peripheral improves the features of the I2C interface, preserving some
backward compatibility: it allows an I2C target to operate on an I3C bus in legacy I2C
fast-mode (Fm) or legacy I2C fast-mode plus (Fm+), provided that the latter does not
perform clock stretching.
The I3C peripheral can be used with DMA to off-load the CPU.
Table 8. I3C peripheral controller/target features versus MIPI v1.1
Feature
MIPI
v1.1
When
controller
When
target
Comments
I3C SDR message
X
X
X
-
Legacy I2C message (Fm/Fm+)
X
X
-
Mandatory when controller, and the I3C bus is
mixed with (external) legacy I2C target(s).
Optional in MIPI v1.1 when target.
HDR DDR message
X
-
-
Optional in MIPI v1.1
HDR-TSL/TSP, HDR-BT
X
-
-
Dynamic address assignment
X
X
X
-
Static address
X
X
-
No (intended) support of I3C peripheral as a
target on an I2C bus.
Grouped addressing
X
X
-
Optional in MIPI v1.1
CCCs
X
X
X
Mandatory and some optional CCCs supported.
Error detection and recovery
X
X
X
-
In-band interrupt (with MDB)
X
X
X
-
Secondary controller
X
X
X
-
Hot-join mechanism
X
X
X
-
Target reset
X
X
X
-
Synchronous timing control
X
X
-
Optional in MIPI v1.1
Asynchronous timing control 0
X
X
-
Asynchronous timing control 1, 2, 3
X
-
-
Device to device tunneling
X
X
-
Multi-lane data transfer
X
X
-
Monitoring device early termination
X
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com