74VHC125

QUAD BUS BUFFERS (3-STATE)

PRELIMINARY DATA

June 1999

PIN CONNECTION AND IEC LOGIC SYMBOLS

s

s

LOW POWER DISSIPATION:

s

HIGH NOISE IMMUNITY:

s

POWER DOWN PROTECTION ON INPUTS

s

SYMMETRICAL OUTPUT IMPEDANCE:

s

BALANCED PROPAGATION DELAYS:

s

OPERATING VOLTAGE RANGE:

s

PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 125

s

IMPROVED LATCH-UP IMMUNITY

s

DESCRIPTION

The 74VHC125 is an advanced high-speed

CMOS QUAD BUS BUFFERS fabricated with

sub-micron silicon gate and double-layer metal

wiring C

This device requires the 3-STATE control input G

to be set high to place the output into the high

impedance state.

Power down protection is provided on all inputs

and 0 to 7V can be accepted on inputs with no

regard to the supply voltage. This device can be

used to interface 5V to 3V.

All inputs

and

outputs are

equipped with

protection circuits against static discharge, giving

them 2kV ESD immunity and transient excess

voltage.

ORDER CODES :

74VHC125M

74VHC125T

M

(Micro Package)

T

(TSSOP Package)

®

1/8