전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SLAS366 데이터시트(PDF) 11 Page - Texas Instruments

부품명 SLAS366
상세설명  SMARTDM™ Low-Power, Low-Voltage, 1.1-V to 3.6-V 1/0, 16-Bit, 26-KSPS Codec
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

SLAS366 데이터시트(HTML) 11 Page - Texas Instruments

Back Button SLAS366 Datasheet HTML 7Page - Texas Instruments SLAS366 Datasheet HTML 8Page - Texas Instruments SLAS366 Datasheet HTML 9Page - Texas Instruments SLAS366 Datasheet HTML 10Page - Texas Instruments SLAS366 Datasheet HTML 11Page - Texas Instruments SLAS366 Datasheet HTML 12Page - Texas Instruments SLAS366 Datasheet HTML 13Page - Texas Instruments SLAS366 Datasheet HTML 14Page - Texas Instruments SLAS366 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 56 page
background image
2–1
2 Terminal Descriptions
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
IOVSS
IOVDD
FSD
FS
DOUT
DIN
M/S
PWRDN
OUTM1
OUTP1
DRVDD
DRVSS
NC
NC
NC
DVSS
DVDD
SCLK
SDA
SCL
MCLK
RESET
INP1
INM1
BIAS
INM2
INP2
MICIN
AVDD
AVSS
DBT PACKAGE
(TOP VIEW)
2.1
Ordering Information
TA
30-TSSOP DBT PACKAGE
0
°C to 70°C
TLV320AIC15C
–40
°C to 85°C
TLV320AIC15I
2.2
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AVDD
17
I
Analog power supply
AVSS
16
I
Analog ground
BIAS
21
O
Bias output voltage is software selectable between 1.35 V and 2.35 V. Its output current is 5 mA.
DIN
6
I
Data input. DIN receives the DAC input data and register data from the external DSP (digital signal processor) and is
synchronized to SCLK and FS. Data is latched at the falling edge of SCLK when FS is low.
DOUT
5
O
Data output. DOUT transmits the ADC output bits and registers data, and is synchronized to SCLK and FS. Data is
sent out at the rising edge of SCLK when FS is low. Outside data/control frame, DOUT is put in 3-state.
DRVDD
11
I
Analog power supply for the 600-
Ω driver
DRVSS
12
I
Analog ground for the 600-
Ω driver
DVDD
29
I
Digital power supply
DVSS
30
I
Digital ground
FS
4
I/O
Frame sync. When FS goes low, DIN begins receiving data bits and DOUT begins transmitting data bits. In master
mode, FS is internally generated and is low during the data transmission to DIN and from DOUT. In slave mode, FS is
externally generated.
FSD
3
O
Frame sync delayed output. The FSD output synchronizes a slave device to the frame sync of the master device. FSD
is applied to the slave FS input and is the same duration as the master FS signal. This pin must be pulled low if AIC15 is
a stand-alone slave. It may be pulled high if the AIC15 is a stand-alone master or the last slave in the cascade.
INM1
22
I
Inverting analog input 1. It must be connected to AVSS if not used.
INM2
20
I
Inverting analog input 2. It must be connected to AVSS if not used.
INP1
23
I
Noninverting analog input 1. It must be connected to AVSS if not used.
INP2
19
I
Noninverting analog input 2. It must be connected to AVSS if not used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com