PM6680A datasheet(21/48 Pages) STMICROELECTRONICS

21 / 48 page

PM6680A

Device description

21/48

7.3

Output ripple compensation and loop stability

In a classic constant on time control, the system regulates the valley value of the output

voltage and not the average value, as shown in Figure 28 In this condition, the output

voltage ripple is source of a DC static error.

To compensate this error, an integrator network can be introduced in the control loop, by

connecting the output voltage to the COMP1/COMP2 (for the OUT1 and OUT2 sections

respectively) pin through a capacitor CINT as in Figure 30.

Figure 30.

Circuitry for output ripple compensation

The integrator amplifier generates a current, proportional to the DC errors between the FB

voltage and Vr, which decreases the output voltage in order to compensate the total static

error, including the voltage drop on PCB traces. In addition, CINT provides an AC path for the

output ripple. In steady state, the voltage on COMP1/COMP2 pin is the sum of the reference

voltage Vr and the output ripple (see Figure 30). In fact when the voltage on the COMP pin

reaches Vr, a fixed Ton begins and the output increases.

For example, we consider Vout = 5 V with an output ripple of

∆V = 50 mV. Considering C

INT

>> CFILT, the CINT DC voltage drop VCINT is about 5 V -Vr + 25 mV = 4.125 V. CINT assures

an AC path for the output voltage ripple. Then the COMP pin ripple is a replica of the output

ripple, with a DC value of Vr + 25 mV = 925 mV.

For more details about the output ripple compensation network, see the Chapter 9.6:

Closing the integrator loop on page 35 in the Design guidelines.

PM6680A 데이터시트(PDF) 21 Page - STMicroelectronics