ST72321B datasheet(30/187 Pages) STMICROELECTRONICS

30 / 187 page

30/187

SYSTEM INTEGRITY MANAGEMENT (Cont’d)

6.4.2.2 Monitoring a Voltage on the EVD pin

This mode is selected by setting the AVDS bit in

the SICSR register.

The AVD circuitry can generate an interrupt when

the AVDIE bit of the SICSR register is set. This in-

terrupt is generated on the rising and falling edges

of the comparator output. This means it is generat-

ed when either one of these two events occur:

–VEVD rises up to VIT+(EVD)

–VEVD falls down to VIT-(EVD)

The EVD function is illustrated in Figure 18.

For more details, refer to the Electrical Character-

istics section.

Figure 18. Using the Voltage Detector to Monitor the EVD pin (AVDS bit=1)

6.4.3 Low Power Modes

6.4.3.1 Interrupts

The AVD interrupt event generate an interrupt if

the corresponding Enable Control Bit (AVDIE) is

set and the interrupt mask in the CC register is re-

set (RIM instruction).

VEVD

VIT+(EVD)

VIT-(EVD)

AVDF

IF AVDIE = 1

Vhyst

AVD INTERRUPT

REQUEST

INTERRUPT PROCESS

Mode

Description

WAIT

No effect on SI. AVD interrupts cause the

device to exit from Wait mode.

HALT

The SICSR register is frozen.

Interrupt Event

Event

Flag

Enable

Control

Bit

Exit

from

Wait

Exit

from

Halt

AVD event

AVDF

AVDIE

Yes

ST72321B 데이터시트(PDF) 30 Page - STMicroelectronics

ST72321B 데이터시트(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL