전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

IP113MLF-DS-R04 데이터시트(PDF) 31 Page - List of Unclassifed Manufacturers

부품명 IP113MLF-DS-R04
상세설명  Managed 10/100Base-TX / FX Media Converter
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC2 [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC2 - List of Unclassifed Manufacturers

IP113MLF-DS-R04 데이터시트(HTML) 31 Page - List of Unclassifed Manufacturers

Back Button IP113MLF-DS-R04 Datasheet HTML 27Page - List of Unclassifed Manufacturers IP113MLF-DS-R04 Datasheet HTML 28Page - List of Unclassifed Manufacturers IP113MLF-DS-R04 Datasheet HTML 29Page - List of Unclassifed Manufacturers IP113MLF-DS-R04 Datasheet HTML 30Page - List of Unclassifed Manufacturers IP113MLF-DS-R04 Datasheet HTML 31Page - List of Unclassifed Manufacturers IP113MLF-DS-R04 Datasheet HTML 32Page - List of Unclassifed Manufacturers IP113MLF-DS-R04 Datasheet HTML 33Page - List of Unclassifed Manufacturers IP113MLF-DS-R04 Datasheet HTML 34Page - List of Unclassifed Manufacturers IP113MLF-DS-R04 Datasheet HTML 35Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 58 page
background image
IP113M LF
Preliminary Data Sheet
31/58
April 9, 2007
Copyright © 2004, IC Plus Corp.
IP113M LF-DS-R11
MII
NAME
R/W
DESCRIPTION
DEFAULT
MII control register (address 00h)
0.9
Restart Auto-
Negotiation
RW
1 = re-starting Auto-Negotiation
0 = Auto-Negotiation re-start complete
Setting this bit to logic high will cause IP113M LF
to restart an Auto-Negotiation cycle, but depend on
the value of bit 0.12 (Auto-Negotiation Enable). If
bit 0.12 is cleared then this bit has no effect, and
change to Read Only. When an Auto-Negotiation
cycle is being processed, write 0 into this bit has
no
effect.
This
bit
is
self-clearing
after
Auto-Negotiation process is completed.
0
0.8
Duplex mode
R/W
1 = full duplex
0 = half duplex
It is valid only if bit 0.12 is set to be 0.
Pin(1)
0.7
Collision test enable
R/W
1 = enable the collision test
0 = disable the collision test
If setting this bit to logic 1, when MII TXEN signal is
asserted, IP113M LF will assert the MII COL signal
within 512BT (Bit Time, depend on 10Mbps or
100Mbps). When MII TXEN is de-asserted, then
TP110 will assert MII COL signal within 4BT.
Clearing this bit to logic 0 for normal operation
0
0[6:0]
Reserved
R/W
Write as 0, ignore on read
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com