IV

LV

FON

CO

RFU

RFU

RFU

RFU

ADC Control

Address: 0x09

Default:

0

0

0

0

0

0

0

0

Definition:

OVP

SC

OTP

TO

TXM RFU

ILV

UVLO

Fault and Info Register

Address: 0x08

Default:

0

0

0

0

0

0

0

0

Definition:

x

x

x

x

OEN

x

OM1 OM0

Output Mode Register

Address: 0x07

Default:

0

0

0

0

0

0

0

0

Definition:

LM3565

www.ti.com

SNVS957 – JANUARY 2013

OEN: Output Enable Bit. '0' = Disabled, '1' = Enabled

OM1-OM0: Output Mode Bits. See Output Modes table.

Table 8. Output Modes

OM1

OM0

Output Mode

0

0

External Torch

0

1

Do Not Use

1

0

Assist Light

1

1

Flash

OVP: Over-Voltage Protection Fault Flag

SC: Short Circuit Fault Flag

OTP: Over Temperature Protection Flag

TO: Flash Timeout Flag TXM: TX-Mask Event Flag

ILV: Input Low Voltage Fault Flag

UVLO: Under Voltage Lock Out Fault Flag

IV: ADC Input Voltage Measurement Enable Bit. '0' = Disabled, '1' = Enabled

LV: ADC LED Voltage Measurement Enable Bit. '0' = Disabled, '1' = Enabled

FON: Input Voltage Measurement during Flash Bit. '0' = Without Flash Current, '1' = With Flash Current

CO: Open Output Capacitor Fault Bit. '0' = Normal Operation, '1' = Missing Output Capacitor

Copyright © 2013, Texas Instruments Incorporated

23

Product Folder Links: LM3565