| 전자부품 데이터시트 검색엔진 |
|
PCM1802DB 데이터시트(PDF) 4 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCM1802DB 데이터시트(HTML) 4 Page - Texas Instruments |
|
4 / 35 page ![]() 4 PCM1802 SLES023D – DECEMBER 2001 – REVISED DECEMBER 2016 www.ti.com Product Folder Links: PCM1802 Submit Documentation Feedback Copyright © 2001–2016, Texas Instruments Incorporated (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 6 Specifications 6.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) MIN MAX UNIT Supply voltage VCC 6.5 V VDD 4 Ground voltage differences AGND and DGND ±0.1 V Supply voltage difference (VCC – VDD) VCC and VDD 3 V V Digital input voltage FSYNC, LRCK, BCK, and DOUT –0.3 VDD + 0.3 V PDWN, BYPAS, SCKI, OSR, FMT0, FMT1, MODE0, and MODE1 –0.3 6.5 Analog input voltage VINL, VINR, VREF1, and VREF2 –0.3 VCC + 0.3 V Input current (any pins except supplies) ±10 mA Ambient temperature under bias –40 125 °C Junction temperature 150 °C Package temperature (IR reflow, peak) 260 °C Storage temperature, Tstg –55 150 °C (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. 6.2 ESD Ratings VALUE UNIT V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±1500 V Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±1000 6.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT Analog supply voltage, VCC 5 V Digital supply voltage, VDD 3.3 V Analog input voltage, full-scale (–0 dB) 3 VP–P Digital input logic family TTL Digital input clock frequency Sampling clock 8.192 49.152 MHz System clock 32 96 kHz Digital output load capacitance 20 pF Operating free-air temperature, TA –40 85 °C |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |