전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STDRIVE101TR 데이터시트(PDF) 17 Page - STMicroelectronics

부품명 STDRIVE101TR
상세설명  Triple half-bridge gate driver
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STDRIVE101TR 데이터시트(HTML) 17 Page - STMicroelectronics

Back Button STDRIVE101TR Datasheet HTML 13Page - STMicroelectronics STDRIVE101TR Datasheet HTML 14Page - STMicroelectronics STDRIVE101TR Datasheet HTML 15Page - STMicroelectronics STDRIVE101TR Datasheet HTML 16Page - STMicroelectronics STDRIVE101TR Datasheet HTML 17Page - STMicroelectronics STDRIVE101TR Datasheet HTML 18Page - STMicroelectronics STDRIVE101TR Datasheet HTML 19Page - STMicroelectronics STDRIVE101TR Datasheet HTML 20Page - STMicroelectronics STDRIVE101TR Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 32 page
background image
5.3
Control logic
The device integrates a control logic providing two input strategies. The driving method is selected according to
DT/MODE pin status:
DT/MODE connected to the ground through an RDT resistor: digital inputs provide enable and input lines for
each half-bridge and an internal deadtime is generated according to RDT value (ENx/INx mode).
DT/MODE shorted to ground: digital inputs provide high and low-side driving lines for each half-bridge, no
deadtime is internally generated (INHx/INLx mode). In any case, the high and low-side outputs of same half-
bridge cannot be simultaneously driven high because of the integrated interlocking function.
Note:
The DT/MODE pin status must not be changed during device operation.
All the input lines have an internal pull-down to guarantee the low logic level even if no driving input is present.
Table 7. INxL and INxH inputs truth table
INxH
INxL
GHSx
GHLx
‘x’ Half-bridge condition
L
L
L
L
Disabled
L
H
L
H
Low-side on
H
L
H
L
High-side on
H
H
L
L
Disabled (interlocking)
Table 8. ENx and INx inputs truth table
ENx
INx
GHSx
GLSx
‘x’ Half-bridge condition
L
X
L
L
Disabled
H
L
L
H
Low-side on
H
H
H
L
High-side on
Note:
X: don't care
5.3.1
Deadtime
When the DT/MODE pin is connected to the ground through an RDT resistor (ENx/INx mode selected), the device
internally generates a deadtime between the MOSFET turn-off and the turn-on of the opposite one.
Input pulses shorter than the deadtime cause an immediate turn on of the gate driver, back to the former status as
shown in Figure 13.
STDRIVE101
Control logic
DS13472 - Rev 1
page 17/32



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com