전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TAS3202 데이터시트(PDF) 21 Page - Texas Instruments

부품명 TAS3202
상세설명  AUDIO DSP WITH ANALOG INTERFACE
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

TAS3202 데이터시트(HTML) 21 Page - Texas Instruments

Back Button TAS3202 Datasheet HTML 17Page - Texas Instruments TAS3202 Datasheet HTML 18Page - Texas Instruments TAS3202 Datasheet HTML 19Page - Texas Instruments TAS3202 Datasheet HTML 20Page - Texas Instruments TAS3202 Datasheet HTML 21Page - Texas Instruments TAS3202 Datasheet HTML 22Page - Texas Instruments TAS3202 Datasheet HTML 23Page - Texas Instruments TAS3202 Datasheet HTML 24Page - Texas Instruments TAS3202 Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 69 page
background image
Address
Decoder
D
WE
CCLK
D
WE
8051 MCU
DESTIN_DO
DESTIN_A
SFRWE
SFRWA
ESFRDI
Internal
Data
Memory
Bus
Control Out
Control In
CCLK
CCLK
TAS3202
www.ti.com
SLES208B – JUNE 2009 – REVISED MARCH 2011
6.1.1
Register Banks
There are four directly addressable register banks, only one of which may be selected at one time. The
register banks occupy Internal Data Memory addresses from 00 hex to 1F hex.
6.1.2
Bit Addressing
The 16 bytes of Internal Data Memory that occupy addresses from 20 hex to 2F hex are bit addressable.
SFRs that have addresses of the form 1XXXX000 binary are also bit addressable.
6.1.3
External Data Memory
External data memory occupies a 2K × 8 address space. This space contains the ESFRs. The ESFRs
permit access and control of the hardware features and internal interfaces of the TAS3202.
6.1.4
Extended Special Function Registers (ESFRs)
ESFRs provide signals needed for the M8051 to control the different blocks in the device. ESFR is an
extension to the M8051. Figure 6-2 shows how these registers are arranged.
Figure 6-2. ESFRs
6.1.5
Memory-Mapped Registers for DAP Data Memory
The following memory mapped registers are used for communication with the DAP.
Table 6-1. Memory-Mapped Registers
ADDRESS
REGISTER
COMMENT
0x0300
Dither Seed
Sets the dither seed value
0x0301
PC Start
Sets the starting address of the DAP
0x0302
Reserved
Reserved
NOTE
TAS3202 has the same memory mapped registers distinction of upper and lower memory for
these registers.
6.2
General I
2C Operations
The I2C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated
circuits in a system. Data is transferred on the bus serially one bit at a time. The address and data are
transferred in byte (8-bit) format with the MSB transferred first. In addition, each byte transferred on the
Copyright © 2009–2011, Texas Instruments Incorporated
Microprocessor Controller
21
Submit Documentation Feedback
Product Folder Link(s): TAS3202



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com