전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LP8550TLX-A/NOPB.A 데이터시트(PDF) 24 Page - Texas Instruments

부품명 LP8550TLX-A/NOPB.A
상세설명  LP8550 High-Efficiency LED Backlight Driver for Notebooks
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

LP8550TLX-A/NOPB.A 데이터시트(HTML) 24 Page - Texas Instruments

Back Button LP8550TLX-A/NOPB.A Datasheet HTML 20Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 21Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 22Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 23Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 24Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 25Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 26Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 27Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 49 page
background image
LP8550
SNVS657E – SEPTEMBER 2010 – REVISED SEPTEMBER 2014
www.ti.com
Programming (continued)
8.5.1.6 Control Register Write Cycle
Master device generates start condition.
Master device sends slave address (7 bits) and the data direction bit (r/w = 0).
Slave device sends acknowledge signal if the slave address is correct.
Master sends control register address (8 bits).
Slave sends acknowledge signal.
Master sends data byte to be written to the addressed register.
Slave sends acknowledge signal.
If master will send further data bytes the control register address will be incremented by one after
acknowledge signal.
Write cycle ends when the master creates stop condition.
8.5.1.7 Control Register Read Cycle
Master device generates a start condition.
Master device sends slave address (7 bits) and the data direction bit (r/w = 0).
Slave device sends acknowledge signal if the slave address is correct.
Master sends control register address (8 bits).
Slave sends acknowledge signal.
Master device generates repeated start condition.
Master sends the slave address (7 bits) and the data direction bit (r/w = 1).
Slave sends acknowledge signal if the slave address is correct.
Slave sends data byte from addressed register.
If the master device sends acknowledge signal, the control register address will be incremented by one. Slave
device sends data byte from addressed register.
Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop
condition.
Table 5. Data Read and Write Cycles
ADDRESS MODE
<Start Condition>
<Slave Address><r/w = 0>[Ack]
<Register Addr.>[Ack]
<Repeated Start Condition>
Data Read
<Slave Address><r/w = 1>[Ack]
[Register Data]<Ack or NAck>
… additional reads from subsequent register address possible
<Stop Condition>
<Start Condition>
<Slave Address><r/w=’0’>[Ack]
<Register Addr.>[Ack]
Data Write
<Register Data>[Ack]
… additional writes to subsequent register address possible
<Stop Condition>
24
Submit Documentation Feedback
Copyright © 2010–2014, Texas Instruments Incorporated
Product Folder Links: LP8550



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com