| 전자부품 데이터시트 검색엔진 |
|
RF430CL331H 데이터시트(PDF) 36 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
RF430CL331H 데이터시트(HTML) 36 Page - Texas Instruments |
|
36 / 63 page ![]() RF430CL331H SLASE18A – SEPTEMBER 2015 – REVISED NOVEMBER 2015 www.ti.com Table 5-11. General Control Register Description (continued) BIT FIELD TYPE RESET DESCRIPTION Global interrupt output enable 0b = Interrupt output disabled. The INTO pin is Hi-Z. 2 Enable INT R/W 0 1b = Interrupt output enabled. The INTO pin signals any enabled interrupt according to the INTO High and INTO Drive bits. Global enable of RF interface. This bit must be set before the PICC can respond to any RF commands. 1 Enable RF R/W 0 0b = RF interface disabled 1b = RF interface enabled Software reset 0b = Always reads 0. 0 SW-Reset W 0 1b = Resets the device to default settings and clears memory. The serial communication is restored after tReady, and the register settings and NDEF memory must be restored afterward. 36 Detailed Description Copyright © 2015, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: RF430CL331H |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |