| 전자부품 데이터시트 검색엔진 |
|
TLV702 데이터시트(PDF) 4 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TLV702 데이터시트(HTML) 4 Page - Texas Instruments |
|
4 / 36 page ![]() OUT NC IN GND EN 1 2 3 5 4 EN N/C N/C 6 5 4 IN GND OUT 1 2 3 4 TLV702-Q1 SLVSC35D – AUGUST 2013 – REVISED JULY 2019 www.ti.com Product Folder Links: TLV702-Q1 Submit Documentation Feedback Copyright © 2013–2019, Texas Instruments Incorporated 5 Pin Configuration and Functions DDC and DBV Package 5-pin SOT Top View DSE Package 6-Pin WSON Top View Pin Functions PIN I/O DESCRIPTION NAME DDC, DBV (SOT) DSE (WSON) IN 1 1 I Input pin. A small, 1-μF ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance. See Input and Output Capacitor Requirements in the Application Information section for more details. GND 2 2 — Ground pin EN 3 6 I Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode and reduces operating current to 1 μA, nominal. NC 4 4, 5 — No connection. Tie this pin to ground to improve thermal dissipation. OUT 5 3 O Regulated output voltage pin. A small, 1-μF ceramic capacitor is needed from this pin to ground for stability. See Input and Output Capacitor Requirements in the Application Information section for more details. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |