전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADC101S021CISDX/NOPB 데이터시트(PDF) 8 Page - Texas Instruments

부품명 ADC101S021CISDX/NOPB
상세설명  ADC101S021 Single Channel, 50 to 200 ksps, 10-Bit A/D Converter
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

ADC101S021CISDX/NOPB 데이터시트(HTML) 8 Page - Texas Instruments

Back Button ADC101S021CISDX/NOPB Datasheet HTML 4Page - Texas Instruments ADC101S021CISDX/NOPB Datasheet HTML 5Page - Texas Instruments ADC101S021CISDX/NOPB Datasheet HTML 6Page - Texas Instruments ADC101S021CISDX/NOPB Datasheet HTML 7Page - Texas Instruments ADC101S021CISDX/NOPB Datasheet HTML 8Page - Texas Instruments ADC101S021CISDX/NOPB Datasheet HTML 9Page - Texas Instruments ADC101S021CISDX/NOPB Datasheet HTML 10Page - Texas Instruments ADC101S021CISDX/NOPB Datasheet HTML 11Page - Texas Instruments ADC101S021CISDX/NOPB Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 25 page
background image
Z2
Z1
Z0
DB9
DB1
DB0
Zero
Zero
tQUIET
Track
3 leading zero bits
10 data bits
CS
SCLK
SDATA
1
2
3
4
5
12
13
14
15
16
TRI-STATE
tSU
tCL
tEN
tCH
tACC
tH
tDIS
tCS
Hold
tACQ
17
18
19
20
2 trailing zeroes
ADC101S021
SNAS307G – JULY 2005 – REVISED JANUARY 2014
www.ti.com
Figure 3. ADC101S021 Serial Timing Diagram
Specification Definitions
ACQUISITION TIME is the time required to acquire the input voltage. That is, it is time required for the hold
capacitor to charge up to the input voltage. Acquisition time is measured backwards from the falling edge
of CS when the signal is sampled and the part moves from track to hold. The start of the time interval that
contains TACQ is the 13th rising edge of SCLK of the previous conversion when the part moves from hold
to track. The user must ensure that the time between the 13th rising edge of SCLK and the falling edge of
the next CS is not less than TACQ to meet performance specifications.
APERTURE DELAY is the time after the falling edge of CS when the input signal is acquired or held for
conversion.
APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample.
Aperture jitter manifests itself as noise in the output.
CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input
voltage to a digital word. This is from the falling edge of CS when the input signal is sampled to the 16th
falling edge of SCLK when the SDATA output goes into TRI-STATE.
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1
LSB.
DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The
specification here refers to the SCLK.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise
and Distortion or SINAD. ENOB is defined as (SINAD
− 1.76) / 6.02 and says that the converter is
equivalent to a perfect ADC of this (ENOB) number of bits.
FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental
drops 3 dB below its low frequency value for a full scale input.
GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal (VREF − 1.5
LSB), after adjusting for offset error.
INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from
negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last
code transition). The deviation of any given code from this straight line is measured from the center of that
code value.
INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two
sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the
power in the second and third order intermodulation products to the sum of the power in both of the
original frequencies. IMD is usually expressed in dB.
8
Submit Documentation Feedback
Copyright © 2005–2014, Texas Instruments Incorporated
Product Folder Links: ADC101S021



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com