| 전자부품 데이터시트 검색엔진 |
|
ST10F271Z1 데이터시트(PDF) 99 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F271Z1 데이터시트(HTML) 99 Page - STMicroelectronics |
|
99 / 185 page ![]() ST10F271Z1 System reset 99/185 20.9 Reset summary A summary of the different reset events is reported in the table below. Table 49. Reset event Event RSTIN WDTCON flags min max Power-on reset 0 0 N Asynch. 1 ms (VREG) 1.2 ms (Reson. + PLL) 10.2 ms (Crystal + PLL) - 11 11 0 0 1 N Asynch. 1 ms (VREG) - 1 1 1 1 0 1 x x FORBIDDEN x x Y NOT APPLICABLE Hardware reset (asynchronous) 0 0 N Asynch. 500 ns - 0 1 1 1 0 0 1 N Asynch. 500 ns - 0 1 1 1 0 0 0 Y Asynch. 500 ns - 0 1 1 1 0 0 1 Y Asynch. 500 ns - 0 1 1 1 0 Short hardware reset (synchronous) (1) 1 0 N Synch. max (4 TCL, 500 ns) 1032 + 12 TCL + max(4 TCL, 500ns) 00 11 0 1 1 N Synch. max (4 TCL, 500 ns) 1032 + 12 TCL + max(4 TCL, 500ns) 00 11 0 1 0 Y Synch. max (4 TCL, 500 ns) 1032 + 12 TCL + max(4 TCL, 500ns) 00 11 0 Activated by internal logic for 1024 TCL 1 1 Y Synch. max (4 TCL, 500 ns) 1032 + 12 TCL + max(4 TCL, 500ns) 00 11 0 Activated by internal logic for 1024 TCL Long hardware reset (synchronous) 1 0 N Synch. 1032 + 12 TCL + max(4 TCL, 500ns) - 0 11 10 1 1 N Synch. 1032 + 12 TCL + max(4 TCL, 500ns) - 0 11 10 1 0 Y Synch. 1032 + 12 TCL + max(4 TCL, 500 ns) - 01 11 0 Activated by internal logic only for 1024 TCL 1 1 Y Synch. 1032 + 12 TCL + max(4 TCL, 500 ns) - 01 11 0 Activated by internal logic only for 1024 TCL |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |