전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST10F271Z1 데이터시트(PDF) 155 Page - STMicroelectronics

부품명 ST10F271Z1
상세설명  16-bit MCU with 128 Kbyte Flash memory and 12 Kbyte RAM
PDF  185 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F271Z1 데이터시트(HTML) 155 Page - STMicroelectronics

Back Button ST10F271Z1 Datasheet HTML 151Page - STMicroelectronics ST10F271Z1 Datasheet HTML 152Page - STMicroelectronics ST10F271Z1 Datasheet HTML 153Page - STMicroelectronics ST10F271Z1 Datasheet HTML 154Page - STMicroelectronics ST10F271Z1 Datasheet HTML 155Page - STMicroelectronics ST10F271Z1 Datasheet HTML 156Page - STMicroelectronics ST10F271Z1 Datasheet HTML 157Page - STMicroelectronics ST10F271Z1 Datasheet HTML 158Page - STMicroelectronics ST10F271Z1 Datasheet HTML 159Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 155 / 185 page
background image
ST10F271Z1
Electrical characteristics
155/185
The PLL input frequency range is limited to 1 to 3.5 MHz, while the VCO oscillation range is
64 to 128 MHz. The CPU clock frequency range when PLL is used is 16 to 64 MHz.
Example 1
fXTAL = 10 MHz
P0(15:13) = ‘110’ (multiplication by 3)
PLL input frequency = 2.5 MHz
VCO frequency = 120 MHz
PLL output frequency = 30 MHz
(VCO frequency divided by 4)
fCPU = 30 MHz (no effect of output prescaler)
Example 2
fXTAL = 8 MHz
P0(15:13) = ‘100’ (multiplication by 5)
PLL input frequency = 2 MHz
VCO frequency = 80 MHz
PLL output frequency = 40 MHz (VCO frequency divided by 2)
fCPU = 40 MHz (no effect of Output Prescaler)
25.8.9
PLL Jitter
The following terminology is hereafter defined:
Self referred single period jitter
Also called “period jitter”, it can be defined as the difference of the Tmax and Tmin,
where Tmax is maximum time period of the PLL output clock and Tmin is the minimum
time period of the PLL output clock.
Self referred long term jitter
Also called “N period jitter”, it can be defined as the difference of Tmax and Tmin, where
Tmax is the maximum time difference between N+1 clock rising edges and Tmin is the
minimum time difference between N+1 clock rising edges. Here N should be kept
sufficiently large to have the long term jitter. For N=1, this becomes the single period
jitter.
Jitter at the PLL output can be due to the following reasons:
Jitter in the input clock
Noise in the PLL loop.
0
1
0
4 to 6.4MHz
FXTAL / 2
40
2
FXTAL x 10
001
4 to 8MHz 1)
PLL bypassed
FPLL / 2
FXTAL / 2
000
4MHz
FXTAL / 2
64
2
FXTAL x 16
Table 70.
Internal PLL divider mechanism (continued)
P0.15-13
(P0H.7-5)
XTAL frequency
Input
prescaler
PLL
Output
prescaler
CPU frequency
fCPU = fXTAL x F
Multiply by
Divide by



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com