전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

STM32F446VC 데이터시트(PDF) 170 Page - STMicroelectronics

부품명 STM32F446VC
상세설명  ARM® Cortex®-M4 32b MCUFPU, 225DMIPS, up to 512kB Flash/1284KB RAM, USB OTG HS/FS, 17 TIMs, 3 ADCs, 20 comm. interfaces
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F446VC 데이터시트(HTML) 170 Page - STMicroelectronics

Back Button STM32F446VC Datasheet HTML 166Page - STMicroelectronics STM32F446VC Datasheet HTML 167Page - STMicroelectronics STM32F446VC Datasheet HTML 168Page - STMicroelectronics STM32F446VC Datasheet HTML 169Page - STMicroelectronics STM32F446VC Datasheet HTML 170Page - STMicroelectronics STM32F446VC Datasheet HTML 171Page - STMicroelectronics STM32F446VC Datasheet HTML 172Page - STMicroelectronics STM32F446VC Datasheet HTML 173Page - STMicroelectronics STM32F446VC Datasheet HTML 174Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 202 page
background image
Electrical characteristics
STM32F446xC/E
170/202
DocID027107 Rev 6
Table 100. SDRAM read timings(1)(2)
1. CL = 30 pF on data and address lines. CL=15pF on FMC_SDCLK.
2. Guaranteed based on test during characterization.
Symbol
Parameter
Min
Max
Unit
tw(SDCLK)
FMC_SDCLK period
2THCLK-0.5
2THCLK+0.5
ns
tsu(SDCLKH _Data)
Data input setup time
1
-
th(SDCLKH_Data)
Data input hold time
4
-
td(SDCLKL_Add)
Address valid time
-
3
td(SDCLKL_ SDNE)
Chip select valid time
-
1.5
th(SDCLKL_SDNE)
Chip select hold time
0
-
td(SDCLKL_SDNRAS) SDNRAS valid time
-
1.5
th(SDCLKL_SDNRAS) SDNRAS hold time
0
-
td(SDCLKL_SDNCAS) SDNCAS valid time
-
0.5
th(SDCLKL_SDNCAS) SDNCAS hold time
0
-
Table 101. LPSDR SDRAM read timings(1)(2)
1. CL = 10 pF.
2. Guaranteed based on test during characterization.
Symbol
Parameter
Min
Max
Unit
tw(SDCLK)
FMC_SDCLK period
2THCLK - 0.5
2THCLK + 0.5
ns
tsu(SDCLKH _Data)
Data input setup time
1
-
th(SDCLKH_Data)
Data input hold time
5
-
td(SDCLKL_Add)
Address valid time
-
3
td(SDCLKL_ SDNE)
Chip select valid time
-
3
th(SDCLKL_SDNE)
Chip select hold time
0
-
td(SDCLKL_SDNRAS) SDNRAS valid time
-
2
th(SDCLKL_SDNRAS) SDNRAS hold time
0
-
td(SDCLKL_SDNCAS) SDNCAS valid time
-
2
th(SDCLKL_SDNCAS) SDNCAS hold time
0
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com