10

9

8

7

6

1

2

3

4

5

SYNC_OUT

GND

OUTB

OUTA

PVDD

VDD

IN+

IN-

SD

SYNC_IN

LM48310

www.ti.com

SNAS430D – NOVEMBER 2007 – REVISED MAY 2013

Connection Diagram

Figure 2. WSON Package - Top View

See Package Number DSC0010

PIN DESCRIPTIONS

Pin

Name

Description

1

IN+

Non-Inverting Input

2

IN-

Inverting Input

3

VDD

Power Supply

4

SD

Active Low Shutdown Input. Connect to VDD for normal operation.

Mode Select and External Oscillator Input.

SYNC_IN = VDD: Spread spectrum mode with fS = 300kHz ± 30%

5

SYNC_IN

SYNC_IN = GND: Fixed frequency mode with fS = 300kHz

SYNC_IN = Clocked: fS = external clock frequency

6

SYNC_OUT

Clock Output

7

OUTB

Inverting Output

8

GND

Ground

9

PVDD

H-Bridge Power Supply

10

OUTA

Non-Inverting Output

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Copyright © 2007–2013, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Links: LM48310