전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD6653 데이터시트(PDF) 52 Page - Analog Devices

부품명 AD6653
상세설명  IF Diversity Receiver
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD6653 데이터시트(HTML) 52 Page - Analog Devices

Back Button AD6653 Datasheet HTML 48Page - Analog Devices AD6653 Datasheet HTML 49Page - Analog Devices AD6653 Datasheet HTML 50Page - Analog Devices AD6653 Datasheet HTML 51Page - Analog Devices AD6653 Datasheet HTML 52Page - Analog Devices AD6653 Datasheet HTML 53Page - Analog Devices AD6653 Datasheet HTML 54Page - Analog Devices AD6653 Datasheet HTML 55Page - Analog Devices AD6653 Datasheet HTML 56Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 80 page
background image
AD6653
Rev. 0 | Page 52 of 80
NCO Frequency (Register 0x11E to Register 0x121)
NCO Phase Offset (Register 0x122 and Register 0x123)
Register 0x11E, Bits[7:0]—NCO Frequency Value[7:0]
Register 0x122, Bits[7:0]—NCO Phase Value[7:0]
Register 0x11F, Bits [7:0]—NCO Frequency Value[15:8]
Register 0x123, Bits[7:0]—NCO Phase Value[15:8]
Register 0x120, Bits[7:0]—NCO Frequency Value[23:16]
The 16-bit value programmed into the NCO phase value
register is loaded into the NCO block each time the NCO is
started or when an NCO SYNC signal is received. This process
allows the NCO to be started with a known nonzero phase.
Register 0x121, Bits[7:0]—NCO Frequency Value[31:24]
This 32-bit value is used to program the NCO tuning frequency.
The frequency value to be programmed is given by the following
equation:
Use the following equation to calculate the NCO phase offset value:
NCO_PHASE = 216 × PHASE/360
CLK
CLK
f
f
f
Mod
NCO_FREQ
)
,
(
2
32
×
=
where:
NCO_PHASE is a decimal number equal to the 16-bit binary
number to be programmed at Register 0x122 and Register 0x123.
PHASE is the desired NCO phase in degrees.
where:
NCO_FREQ is a 32-bit twos complement number representing
the NCO frequency register.
f is the desired carrier frequency in hertz (Hz).
fCLK is the AD6653 ADC clock rate in hertz (Hz).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com