LP8754 datasheet(17/52 Pages) TI2

17 / 52 page

LOAD CURRENT

N=1

BEST EFFICIENCY OBTAINED WITH

N=2

N=3

N=4

N=5

N=6

FBP

FBN

DIFFERENTIAL TO

SINGLE-ENDED

POWER

GOOD

LOOP

COMP

RAMP

GENERATOR

PMOS

CURRENT

SENSE

NMOS

CURRENT

SENSE

GATE

CONTROL

IADC

VDAC

ERROR

AMP

GND

NEG

CURRENT

LIMIT

ZERO

CROSS

DETECT

POS

CURRENT

LIMIT

VIN

VOUT

CONTROL

BLOCK

PROGRAMMABLE

PARAMETERS

SLAVE

INTERFACE

VOLTAGE

SETTING

SLEW RATE

CONTROL

SLAVE

PHASE

CONTROL

MASTER

INTERFACE

LP8754

www.ti.com

SNVS861A – FEBRUARY 2014 – REVISED AUGUST 2014

Features Descriptions (continued)

Figure 8. Detailed Block Diagram Showing One Buck Core

7.3.1.1 Multi-Phase Operation and Phase-Shedding

Under heavy load conditions, the switching phase of the bucks are interleaved. As a result, the 6-phase

converter has higher effective switching frequency than the switching frequency of any one phase.

The parallel operation decreases the efficiency at low load conditions. In order to overcome this operational

inefficiency, the LP8754 automatically changes the number of active phases to maximize the efficiency. This is

called phase-shedding and the concept is illustrated in Figure 9.

Figure 9. Multi-phase Buck Converter Efficiency vs Number of Phases; All Converters in PWM Mode (1)

(1)

Graph is not to scale and is for illustrative purposes only.

Submit Documentation Feedback

Product Folder Links: LP8754

LP8754 데이터시트(PDF) 17 Page - Texas Instruments

LP8754 데이터시트(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

데이터시트 다운로드

링크 URL