전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADC3681IRSBT 데이터시트(PDF) 72 Page - Texas Instruments

부품명 ADC3681IRSBT
상세설명  ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

ADC3681IRSBT 데이터시트(HTML) 72 Page - Texas Instruments

Back Button ADC3681IRSBT Datasheet HTML 68Page - Texas Instruments ADC3681IRSBT Datasheet HTML 69Page - Texas Instruments ADC3681IRSBT Datasheet HTML 70Page - Texas Instruments ADC3681IRSBT Datasheet HTML 71Page - Texas Instruments ADC3681IRSBT Datasheet HTML 72Page - Texas Instruments ADC3681IRSBT Datasheet HTML 73Page - Texas Instruments ADC3681IRSBT Datasheet HTML 74Page - Texas Instruments ADC3681IRSBT Datasheet HTML 75Page - Texas Instruments ADC3681IRSBT Datasheet HTML 76Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 91 page
background image
9.2 Initialization Set Up
After power-up, the internal registers must be initialized to their default values through a hardware reset by
applying a high pulse on the RESET pin, as shown in Figure 9-6.
1. Apply AVDD and IOVDD (no specific sequence required). After AVDD is applied the internal bandgap
reference will power up and settle out in ~ 2ms.
2. Configure REFBUF pin (pull high or low even if configured via SPI later on) and apply the sampling clock.
3. Apply hardware reset. After hardware reset is released, the default registers are loaded from internal fuses
and the internal power up capacitor calibration is initiated. The calibration takes approximately 200000 clock
cycles.
4. Begin programming using SPI interface.
AVDD
IOVDD
RESET
SEN
t
1
t
4
REFBUF
Ext VREF
CLK
t
3
t
2
Figure 9-6. Initialization of serial registers after power up
Table 9-5. Power-up timing
MIN
TYP
MAX
UNIT
t1
Power-on delay: delay from power up to logic level of REFBUF pin
2
ms
t2
Delay from REFBUF pin logic level to RESET rising edge
100
ns
t3
RESET pulse width
1
us
t4
Delay from RESET disable to SEN active
~ 200000
clock cycles
9.2.1 Register Initialization During Operation
If required, the serial interface registers can be cleared and reset to default settings during operation either:
• through a hardware reset or
• by applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 0x00)
high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low.
In this case, the RESET pin is kept low.
After hardware or software reset the wait time is also ~ 200000 clock cycles before the SPI registers can be
programmed.
ADC3681, ADC3682, ADC3683
SBAS872B – DECEMBER 2020 – REVISED OCTOBER 2022
www.ti.com
72
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: ADC3681 ADC3682 ADC3683



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com