| 전자부품 데이터시트 검색엔진 |
|
ADS7044IDCUT 데이터시트(PDF) 29 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADS7044IDCUT 데이터시트(HTML) 29 Page - Texas Instruments |
|
29 / 42 page ![]() AVDD GND DVDD AVDD DVDD 1 PF 1 PF ADS7044 www.ti.com SBAS682D – NOVEMBER 2014 – REVISED DECEMBER 2015 10 Power-Supply Recommendations 10.1 AVDD and DVDD Supply Recommendations The device has two separate power supplies: AVDD and DVDD. The device operates on AVDD; DVDD is used for the interface circuits. AVDD and DVDD can be independently set to any value within the permissible ranges. The AVDD supply also defines the full-scale input range of the device. Decouple the AVDD and DVDD pins individually with 1-µF ceramic decoupling capacitors, as shown in Figure 45. The minimum capacitor value required for AVDD and DVDD is 200 nF and 20 nF, respectively. If both supplies are powered from the same source, a minimum capacitor value of 220 nF is required for decoupling. Figure 45. Power-Supply Decoupling 10.2 Estimating Digital Power Consumption The current consumption from the DVDD supply depends on the DVDD voltage, load capacitance on the SDO line, and the output code. The load capacitance on the SDO line is charged by the current from the SDO pin on every rising edge of the data output and is discharged on every falling edge of the data output. The current consumed by the device from the DVDD supply can be calculated by Equation 4: IDVDD = C × V × f where: • C = Load capacitance on the SDO line, • V = DVDD supply voltage, and • f = Number of transitions on the SDO output. (4) The number of transitions on the SDO output depends on the output code, and thus changes with the analog input. The maximum value of f occurs when data output on the SDO change on every SCLK. SDO changing on every SCLK results in an output code of AAAh or 555h. For an output code of AAAh or 555h at a 1-MSPS throughput, the frequency of transitions on the SDO output is 6 MHz. To keep the current consumption at the lowest possible value, the DVDD supply must be kept at the lowest permissible value and the capacitance on the SDO line must be kept as low as possible. 10.3 Optimizing Power Consumed by the Device • Keep the analog supply voltage (AVDD) as per the analog input full-scale range (FSR) requirement. • Keep the digital supply voltage (DVDD) at the lowest permissible value. • Reduce the load capacitance on the SDO output. • Run the device at optimum throughput. Power consumption reduces with throughput. Copyright © 2014–2015, Texas Instruments Incorporated Submit Documentation Feedback 29 Product Folder Links: ADS7044 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |