전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DAC8760IPWPR.B 데이터시트(PDF) 12 Page - Texas Instruments

부품명 DAC8760IPWPR.B
상세설명  DACx760 Single-Channel, 12- and 16-Bit Programmable Current and Voltage Output Digital-to-Analog Converters for 4-mA to 20-mA Current-Loop Applications
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

DAC8760IPWPR.B 데이터시트(HTML) 12 Page - Texas Instruments

Back Button DAC8760IPWPR.B Datasheet HTML 8Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 9Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 10Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 11Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 12Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 13Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 14Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 15Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 69 page
background image
7.7 Timing Requirements: Write Mode
At TA = –40°C to +125°C and DVDD = 2.7 V to 5.5 V, unless otherwise noted. See Figure 7-1 for timing diagram.
PARAMETER(1)
MIN
MAX
UNIT
t1
SCLK cycle time
33
ns
t2
SCLK low time
13
ns
t3
SCLK high time
13
ns
t4
LATCH delay time
13
ns
t5
LATCH high time(2)
40
ns
t6
Data setup time
5
ns
t7
Data hold time
7
ns
t8
LATCH low time
40
ns
t9
CLR pulse width
20
ns
t10
CLR activation time
5
μs
(1)
Specified by design, not production tested.
(2)
Based on digital interface circuitry only.
When writing to DAC control and config registers, consider the analog output specifications in Section 7.6.
7.8 Timing Requirements: Readback Mode
At TA = –40°C to +125°C and DVDD = 2.7 V to 5.5 V, unless otherwise noted. See Figure 7-2 for timing diagram.
PARAMETER(1)
MIN
MAX
UNIT
t11
SCLK cycle time
60
ns
t12
SCLK low time
25
ns
t13
SCLK high time
25
ns
t14
LATCH delay time
13
ns
t15
LATCH high time
40
ns
t16
Data setup time
5
ns
t17
Data hold time
7
ns
t18
LATCH low time
40
ns
t19
Serial output delay time (CL, SDO = 15 pF)
35
ns
t20
LATCH rising edge to SDO 3-state (CL, SDO = 15 pF)
35
ns
(1)
Specified by design, not production tested.
DAC7760, DAC8760
SBAS528D – JUNE 2013 – REVISED DECEMBER 2021
www.ti.com
12
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com