| 전자부품 데이터시트 검색엔진 |
|
L9026 데이터시트(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9026 데이터시트(HTML) 22 Page - STMicroelectronics |
|
22 / 60 page ![]() Figure 9. Switching resistive loads OUTn driving signal Tdelay(ON) Tdelay(OFF) Vds 90% 10% 7.1.2 Inductive output clamp Due to the fact that inductance still drives the current the voltage across the power switch increases until reaching VDS(CL) in case of switching off inductive loads. The voltage clamping is necessary to prevent device destruction and protects the device in all operative modes. The maximum allowed load inductance is limited by the max energy. The clamping structure protects the device in all operative modes (Sleep, Idle, Active, Limp Home). Figure 10. Output clamp concept 7.1.3 Maximum load inductance The device needs to dissipate energy when the inductive loads are switched. Eq. (1) and Eq. (2) compute respectively the energy for low side and high side MOSFET. E=VDSCL⋅ VS−VDSCL RL ⋅In⋅ 1− RL⋅IL VS−VDSCL +IL ⋅ LRL (1) E= VS−VDSCL ⋅ VOUTSCLRL ⋅In⋅ 1− RL⋅IL VOUTSCL +IL ⋅ LRL (2) The maximum energy that can be dissipated is constrained by the device package. the ear listed in Table 15 consider that all channels dissipate the same energy switching off at the same time. L9026 Power stages DS13397 - Rev 9 page 22/60 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |