| 전자부품 데이터시트 검색엔진 |
|
TDA7569BLVPD 데이터시트(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TDA7569BLVPD 데이터시트(HTML) 29 Page - STMicroelectronics |
|
29 / 41 page ![]() DocID023498 Rev 9 29/41 TDA7569BLV I2C bus 40 9.3.2 Start and stop conditions As shown by Figure 40 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. 9.3.3 Byte format Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first. 9.3.4 Acknowledge The transmitter* puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see Figure 41). The receiver** has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse. * Transmitter – master (μP) when it writes an address to the TDA7569BLV – slave (TDA7569BLV) when the μP reads a data byte from TDA7569BLV ** Receiver – slave (TDA7569BLV) when the μP writes an address to the TDA7569BLV – master (μP) when it reads a data byte from TDA7569BLV Figure 39. Data validity on the I2C bus Figure 40. Timing diagram on the I2C bus Figure 41. Acknowledge on the I2C bus |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |