EF6805P2 datasheet(17/31 Pages) STMICROELECTRONICS

17 / 31 page

Figure 20 : Typical Port I/O Circuitry.

Data

Direction

Registe r

Bit

Lat ched

Output

Data

Bit

Output

Sta te

Input

MCU

High-Z**

* DDR is a write-only register and reads as all ”1s”.

** Ports B and C are three-state ports.

Port A has optional internal pull-up devices to provide CMOS data

drive capability. See Electrical Characteristic tables for complete in-

formation.

All input/output lines are TTL compatible as both in-

puts and outputs. Port A lines are CMOS compatible

as outputs (mask option) while port B, C, and D lines

are CMOS compatible as inputs. Port D lines are in-

put only ; thus, there is no corresponding DDR.

When programmed as outputs, port B is capable of

sinking 10 milliamperes and sourcing 1 milliampere

on each pin.

The address map (figure 6) gives the addresses

of data registers and data direction registers.

Figure 21 provides some examples of port

connections.

CAUTION

The corresponding DDRs for ports A, B, and C are

write-only registers (registers at $004, $005, $006).

A read operation on these registers is undefined.

Since BSET and BCLR are read-modify-write in

function, they cannot be used to set or clear a single

DDR bit (all ”unaffected” bits would be set). It is re-

commended that all DDR bits in a port be written u-

sing a single-store instruction.

The latched output data bit (see figure 20) must al-

ways be written. Therefore, any write to a port writes

all of its data bits even though the port DDR is set

to input. This may be used to initialize the data re-

gister and avoid undefined outputs ; however, care

must be exercised when using read-modify-write in-

structions, since the data read corresponds to the

pin level if the DDR is an input (zero) and corre-

sponds to the latched output data when the DDR is

an output (one).

EF6805U3

17/31

EF6805P2 데이터시트(PDF) 17 Page - STMicroelectronics

EF6805P2 데이터시트(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

데이터시트 다운로드

링크 URL