SPC563M64L7 datasheet(71/128 Pages) STMICROELECTRONICS

71 / 128 page

DocID14642 Rev 12

71/128

SPC563M64x, SPC563M60x

Electrical characteristics

127

4.3.1

General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, TJ, can be obtained from the equation:

Equation 1 TJ = TA + (RJA * PD)

where:

TA = ambient temperature for the package (

oC)

RJA = junction-to-ambient thermal resistance (

oC/W)

PD = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards

to provide consistent values for estimations and comparisons. The difference between the

values determined for the single-layer (1s) board compared to a four-layer board that has

two signal layers, a power and a ground plane (2s2p), demonstrate that the effective

thermal resistance is not a constant. The thermal resistance depends on the:



Construction of the application board (number of planes)



Effective size of the board which cools the component



Quality of the thermal and electrical connections to the planes



Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using

fewer vias to connect the package to the planes reduces the thermal performance. Thinner

planes also reduce the thermal performance. When the clearance between the vias leave

the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for

the tightly packed printed circuit board. The value obtained on a board with the internal

planes is usually within the normal range if the application board has:



One oz. (35 micron nominal thickness) internal planes



Components are well separated



Overall power dissipation on the board is less than 0.02 W/cm2

The thermal performance of any component depends on the power dissipation of the

surrounding components. In addition, the ambient temperature varies widely within the

application. For many natural convection and especially closed box applications, the board

RJCtop

D Junction-to-Case(3)

5°C/W



Junction-to-Package Top, Natural

Convection(4)

2°C/W

Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets

JEDEC specification for this package.

Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification

for the specified package.

Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is

used for the case temperature. Reported value includes the thermal resistance of the interface layer.

Thermal characterization parameter indicating the temperature difference between the package top and the junction

temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written

as Psi-JT.

Table 11. Thermal characteristics for 176-pin LQFP (continued)

Symbol

Parameter

Conditions

Value

Unit

SPC563M64L7 데이터시트(PDF) 71 Page - STMicroelectronics

SPC563M64L7 데이터시트(HTML) 71 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL