| 전자부품 데이터시트 검색엔진 |
|
LP2992IM5-1.8/NOPB 데이터시트(PDF) 28 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP2992IM5-1.8/NOPB 데이터시트(HTML) 28 Page - Texas Instruments |
|
28 / 43 page ![]() 7.4 Layout 7.4.1 Layout Guidelines • Bypass the input pin to ground with a bypass capacitor. • The optimum placement of the bypass capacitor is closest to the VIN of the device and GND of the system. Care must be taken to minimize the loop area formed by the bypass capacitor connection, the VIN pin, and the GND pin of the system. • For operation at full-rated load, use wide trace lengths to eliminate IR drop and heat dissipation. 7.4.2 Layout Examples V IN GND PLANE C IN C BYPASS BYPASS ON/OFF V OUT C OUT Figure 7-15. Layout Diagram LP2992 SNVS171L – NOVEMBER 2001 – REVISED FEBRUARY 2025 www.ti.com 28 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated Product Folder Links: LP2992 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |