전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M41T93RMY6F 데이터시트(PDF) 34 Page - STMicroelectronics

부품명 M41T93RMY6F
상세설명  Serial SPI bus real-time clock (RTC) with battery switchover
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M41T93RMY6F 데이터시트(HTML) 34 Page - STMicroelectronics

Back Button M41T93RMY6F Datasheet HTML 30Page - STMicroelectronics M41T93RMY6F Datasheet HTML 31Page - STMicroelectronics M41T93RMY6F Datasheet HTML 32Page - STMicroelectronics M41T93RMY6F Datasheet HTML 33Page - STMicroelectronics M41T93RMY6F Datasheet HTML 34Page - STMicroelectronics M41T93RMY6F Datasheet HTML 35Page - STMicroelectronics M41T93RMY6F Datasheet HTML 36Page - STMicroelectronics M41T93RMY6F Datasheet HTML 37Page - STMicroelectronics M41T93RMY6F Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 56 page
background image
Clock operation
M41T93
34/56
DocID12615 Rev 8
3.8.2
Timer flag (TF)
At the end of a timer countdown, when the timer reloads, TF is set to logic 1. Regardless of
the state of TF bit (or TI/TP bit), the timer will continue decrementing and reloading.
If both timer and alarm interrupts are used in the application, the source of the interrupt can
be determined by reading the flag bits. Refer to Section 3.14 for more information on the
interaction of these bits. The TF bit is cleared by reading the flags register. This will de-
assert an interrupt output due to the timer.
3.8.3
Timer interrupt enable (TIE)
In normal interrupt mode (TI/TP = 0), when TF is asserted, the interrupt output is asserted (if
TIE = 1). To de-assert the interrupt, the TF bit or the TIE bit must be reset. Disabling the
interrupt by clearing the TIE bit will de-assert the output, but does not clear the TF bit. Thus,
if TIE is re-enabled prior to clearing TF, the interrupt will assert immediately.
3.8.4
Timer enable (TE)
TE = 0
When TE = 0, or when the timer register (10h) is set to 0, the timer is disabled.
TE = 1
The timer is enabled. TE is reset (disabled) on power-down. When re-enabled, the
counter will begin counting from the same value as when it was disabled.
3.8.5
TD1/0
These are the timer source clock frequency selection bits (see Table 9). These bits
determine the source clock for the countdown timer (see Table 7). When not in use, the TD1
and TD0 bits should be set to 11 (1/60 Hz) for power saving.
Note:
Writing to the timer register will not reset the TF bit nor clear the interrupt.
Table 9. Timer source clock frequency selection (244.1 μs to 4.25 hrs)
TD1
TD0
Timer source clock frequency (Hz)
0
0
4096 (244.1 μs)
0
1
64 (15.6 ms)
1
0
1 (1 s)
1
1
1/60 (60 s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com