전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L99MC6 데이터시트(PDF) 32 Page - STMicroelectronics

부품명 L99MC6
상세설명  Configurable 6-channel device
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99MC6 데이터시트(HTML) 32 Page - STMicroelectronics

Back Button L99MC6 Datasheet HTML 28Page - STMicroelectronics L99MC6 Datasheet HTML 29Page - STMicroelectronics L99MC6 Datasheet HTML 30Page - STMicroelectronics L99MC6 Datasheet HTML 31Page - STMicroelectronics L99MC6 Datasheet HTML 32Page - STMicroelectronics L99MC6 Datasheet HTML 33Page - STMicroelectronics L99MC6 Datasheet HTML 34Page - STMicroelectronics L99MC6 Datasheet HTML 35Page - STMicroelectronics L99MC6 Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 55 page
background image
Functional description of the SPI
L99MC6
32/32
Doc ID 16523 Rev 2
For Read operations, the <communication error> bit in the <Global Status Register> is set,
but the register to be read is still transferred to the DO pin. If the number of clock cycles is
smaller than the frame width, the data at DO is truncated. If the number of clock cycles is
larger than the frame width, the data at DO is filled with ‘0’ bits.
Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel
operation of the SPI bus by controlling the CSN signal of the connected ICs is
recommended.
Note:
If the frame width is greater than 16 bits, initial Read of <SPI-frame-ID> using a 16-bit
communication sets the <communication Error bit> of the <Global Status> register. A
subsequent correct length transaction is necessary to correct this bit.
8.3
Write operation
OC0, OC1: operating code (00 for ‘Write’ mode)
The Write operation starts with a command byte followed by 1 data byte.
For Write cycles the <Global Status> register is followed by the previous content of the
addressed register.
The RAM memory area consists of 8-bit registers. All unused RAM addresses are read as
‘0’.
Failures are indicated by activating the corresponding bit of the <Global Status> register.
Note:
The register definition for RAM address 00H is device specific.
A register value of all 0 causes a device reset (interpreted as ‘Data-in short to GND’).
8.4
Read operation
OC0, OC1: operating code (01 for ‘Read’ mode)
The Read operation starts with a command byte followed by 1 data byte. The content of the
data byte is ‘do not care’. The content of the addressed register is shifted out at SDO within
the same frame (‘in-frame response’).
The returned data byte represents the content of the register to be read.
Failures are indicated by activating the corresponding bit of the <Global Status> register.
Table 18.
Command byte for Write mode
MSB
LSB
Operating code
Address
0
0
A5
A4
A3
A2
A1
A0
Table 19.
Command byte for Read mode
MSB
LSB
Operating code
Address
0
1
A5
A4
A3
A2
A1
A0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com