| 전자부품 데이터시트 검색엔진 |
|
L99PM62XP 데이터시트(PDF) 28 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L99PM62XP 데이터시트(HTML) 28 Page - STMicroelectronics |
|
28 / 98 page ![]() Description L99PM62XP 28/98 Doc ID 16363 Rev 4 2.6 Reset output (NRESET) If V1 is turned on and the voltage exceeds the V1 reset threshold, the reset output “NRESET” is pulled up by internal pull up resistor to V1 voltage after a 2 ms reset delay time. This is necessary for a defined start of the micro controller when the application is switched on. Since the NRESET output is realized as an open drain output it is also possible to connect an external NRESET open drain NRESET source to the output. It must be considered that as soon the NRESET is released from the L99PM62 the Watchdog timing starts. A reset pulse (2 ms) is generated in case of: ● V1 drops below Vrth (configurable by SPI) for more than 8 µs ● Watchdog failure Note: An external pull-up resistor (1k Ω) to V1 is recommended in order to ensure ILOAD1 > Icmp during reset condition 2.7 Operational amplifiers The operational amplifiers are especially designed to be used for sensing and amplifying the voltage drop across ground connected shunt resistors. Therefore the input common mode range includes -0.2 V to 3 V. The operational amplifiers are designed for -0.2 V to +3 V input voltage swing and rail-to-rail output voltage range. All pins (positive, negative and outputs) are available to be able to operate in non-inverting and inverting mode. Both operational amplifiers are on-chip compensated for stability over the whole operating range within the defined load impedance. The operational amplifiers may also be used to setup an additional high current voltage source with an external pass element. Refer to Section 2.1.3 for a detailed description. 2.8 LIN bus interface Features: ● Speed communication up to 20 kbit/s. ● LIN 2.1 compliant (SAEJ2602 compatible) transceiver. ● Function range from +40 V to -18 V DC at LIN pin. ● GND disconnection fail safe at module level. ● Off mode: does not disturb network. ● GND shift operation at system level. ● Micro controller Interface with CMOS compatible I/O pins. ● Internal pull up resistor. ● Internal high-side switch to disconnect master pull-up resistor in case of short circuit of bus signal. ● ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2. ● Matched output slopes and propagation delay. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |