전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

REF3312 데이터시트(PDF) 19 Page - Texas Instruments

부품명 REF3312
상세설명  REF33xx 3.9-μA, SC70-3, SOT-23-3, and UQFN-8, 30-ppm/°C Drift Voltage Reference
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

REF3312 데이터시트(HTML) 19 Page - Texas Instruments

Back Button REF3312 Datasheet HTML 15Page - Texas Instruments REF3312 Datasheet HTML 16Page - Texas Instruments REF3312 Datasheet HTML 17Page - Texas Instruments REF3312 Datasheet HTML 18Page - Texas Instruments REF3312 Datasheet HTML 19Page - Texas Instruments REF3312 Datasheet HTML 20Page - Texas Instruments REF3312 Datasheet HTML 21Page - Texas Instruments REF3312 Datasheet HTML 22Page - Texas Instruments REF3312 Datasheet HTML 23Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 39 page
background image
C
C
OUT
IN
REF
AIN
Microcontroller
ADC Input
Via to
GND Plane
Via to
Input Power
GND
Input Signal
19
REF3312, REF3318, REF3320, REF3325, REF3330, REF3333
www.ti.com
SBOS392H – AUGUST 2007 – REVISED AUGUST 2019
Product Folder Links: REF3312 REF3318 REF3320 REF3325 REF3330 REF3333
Submit Documentation Feedback
Copyright © 2007–2019, Texas Instruments Incorporated
12 Layout
12.1 Layout Guidelines
For optimal performance of this design, follow standard printed circuit board (PCB) layout guidelines, including
proper decoupling close to all integrated circuits and adequate power and ground connections with large copper
pours. Select a PCB size with connectors that connect directly to the MSP430 LaunchPad™.
Figure 25 shows an example of a PCB layout for a data acquisition system using the REF33xx.
Some key considerations are:
•
Connect a low-ESR, 1-μF ceramic capacitor at the IN pin for bypass, and a 0.1-µF to 10-µF ceramic capacitor
at the OUT pin for stability of the REF33xx.
•
Decouple other active devices in the system per the device specifications.
•
Use a solid ground plane helps distribute heat and reduces EMI noise pickup.
•
Place the external components as close to the device as possible. This configuration prevents parasitic errors
(such as the Seebeck effect) from occurring.
•
Minimize trace length between the reference and bias connections to the ADC to reduce noise pickup.
•
Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
possible, and only make perpendicular crossings when absolutely necessary.
12.2 Layout Example
Figure 25. Layout Example



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com