TAS5713 datasheet(11/72 Pages) TI2

11 / 72 page

su1

(edge)

su2

SCLK

(Input)

LRCLK

(Input)

SDIN

T0026-04

TAS5713

www.ti.com

SLOS637A – DECEMBER 2009 – REVISED AUGUST 2010

SERIAL AUDIO PORTS SLAVE MODE

over recommended operating conditions (unless otherwise noted)

TEST

PARAMETER

MIN

TYP

MAX

UNIT

CONDITIONS

fSCLKIN

Frequency, SCLK 32 × fS, 48 × fS, 64 × fS

CL = 30 pF

1.024

12.288

MHz

tsu1

Setup time, LRCLK to SCLK rising edge

th1

Hold time, LRCLK from SCLK rising edge

tsu2

Setup time, SDIN to SCLK rising edge

th2

Hold time, SDIN from SCLK rising edge

LRCLK frequency

kHz

SCLK duty cycle

40%

50%

60%

LRCLK duty cycle

40%

50%

60%

SCLK

SCLK rising edges between LRCLK rising edges

edges

t(edge)

SCLK

LRCLK clock edge with respect to the falling edge of SCLK

–1/4

1/4

period

tr/tf

Rise/fall time for SCLK/LRCLK

Figure 2. Slave-Mode Serial Data-Interface Timing

Submit Documentation Feedback

Product Folder Link(s): TAS5713

TAS5713 데이터시트(PDF) 11 Page - Texas Instruments

TAS5713 데이터시트(HTML) 11 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

데이터시트 다운로드

링크 URL