| 전자부품 데이터시트 검색엔진 |
|
TLV70133DBVT 데이터시트(PDF) 3 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TLV70133DBVT 데이터시트(HTML) 3 Page - Texas Instruments |
|
3 / 29 page ![]() 5 Pin Configuration and Functions 1 OUT 2 GND 3 IN 4 NC 5 NC Not to scale Figure 5-1. DBV Package, 5-Pin SOT-23 (Top View) Table 5-1. Pin Functions PIN TYPE DESCRIPTION NAME DBV OUT 1 O Output of the regulator. A capacitor with a value of 1 µF or larger is required from this pin to ground.(1) See the Input and Output Capacitor Requirements section for more information. GND 2 — Ground pin. IN 3 I Input supply pin. A capacitor with a value of 0.1 µF or larger is recommended from this pin to ground. See the Input and Output Capacitor Requirements section for more information. NC 4, 5 — Not internally connected. This pin can be left open or tied to ground for improved thermal performance. (1) The nominal output capacitance must be greater than 0.47 µF. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 0.47 µF. www.ti.com TLV701 SBVS161A – NOVEMBER 2011 – REVISED APRIL 2023 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 3 Product Folder Links: TLV701 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |